NEON™
Version: 1.0

Programmer’s Guide
NEON
Programmer's Guide

Copyright © 2013 ARM. All rights reserved.

Release Information

The following changes have been made to this book.

<table>
<thead>
<tr>
<th>Date</th>
<th>Issue</th>
<th>Confidentiality</th>
<th>Change</th>
</tr>
</thead>
<tbody>
<tr>
<td>28 June 2013</td>
<td>A</td>
<td>Non-Confidential</td>
<td>First release</td>
</tr>
</tbody>
</table>

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document may include technical inaccuracies or typographical errors.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word “partner” is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms.

Words and logos marked with ™ or ® are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow ARM’s trademark usage guidelines at, http://www.arm.com/about/trademark-usage-guidelines.php.

Copyright © 2013, ARM Limited or its affiliates. All rights reserved.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20318 v0.1

Web Address

http://www.arm.com
Contents

NEON Programmer’s Guide

Preface
References ................................................................. vii
Typographical conventions ........................................ viii
Feedback on this book ................................................... ix
Glossary ........................................................................ x

Chapter 1 Introduction
1.1 Data processing technologies ........................................ 1-2
1.2 Comparison between ARM NEON technology and other implementations ........... 1-4
1.3 Architecture support for NEON technology ............................. 1-7
1.4 Fundamentals of NEON technology ........................................ 1-10

Chapter 2 Compiling NEON Instructions
2.1 Vectorization ................................................................. 2-2
2.2 Generating NEON code using the vectorizing compiler ...................... 2-9
2.3 Vectorizing examples ..................................................... 2-11
2.4 NEON assembler and ABI restrictions ..................................... 2-17
2.5 NEON libraries ........................................................... 2-19
2.6 Intrinsics ................................................................. 2-20
2.7 Detecting presence of a NEON unit ....................................... 2-21
2.8 Writing code to imply SIMD .......................................... 2-22
2.9 GCC command line options ............................................. 2-24

Chapter 3 NEON Instruction Set Architecture
3.1 Introduction to the NEON instruction syntax ............................ 3-2
3.2 Instruction syntax ....................................................... 3-4
3.3 Specifying data types .................................................... 3-8
3.4 Packing and unpacking data ............................................ 3-9
3.5 Alignment ................................................................. 3-10
Chapter 4  NEON Intrinsics

4.1 Introduction .............................................................................................................. 4-2
4.2 Vector data types for NEON intrinsics ..................................................................... 4-3
4.3 Prototype of NEON Intrinsics ................................................................................ 4-5
4.4 Using NEON intrinsics ........................................................................................... 4-6
4.5 Variables and constants in NEON code ................................................................. 4-8
4.6 Accessing vector types from C ................................................................................ 4-9
4.7 Loading data from memory into vectors ................................................................. 4-10
4.8 Constructing a vector from a literal bit pattern ...................................................... 4-11
4.9 Constructing multiple vectors from interleaved memory ....................................... 4-12
4.10 Loading a single lane of a vector from memory ..................................................... 4-13
4.11 Programming using NEON intrinsics ................................................................... 4-14
4.12 Instructions without an equivalent intrinsic ......................................................... 4-16

Chapter 5  Optimizing NEON Code

5.1 Optimizing NEON assembler code .......................................................................... 5-2
5.2 Scheduling ............................................................................................................... 5-4

Chapter 6  NEON Code Examples with Intrinsics

6.1 Swapping color channels ........................................................................................ 6-2
6.2 Handling non-multiple array lengths ...................................................................... 6-8

Chapter 7  NEON Code Examples with Mixed Operations

7.1 Matrix multiplication ............................................................................................... 7-2
7.2 Cross product ......................................................................................................... 7-6

Chapter 8  NEON Code Examples with Optimization

8.1 Converting color depth ........................................................................................... 8-2
8.2 Median filter .......................................................................................................... 8-5
8.3 FIR filter ................................................................................................................ 8-21

Appendix A  NEON Microarchitecture

A.1 The Cortex-A5 processor ......................................................................................... A-2
A.2 The Cortex-A7 processor ......................................................................................... A-4
A.3 The Cortex-A8 processor ......................................................................................... A-5
A.4 The Cortex-A9 processor ........................................................................................ A-9
A.5 The Cortex-A15 processor ....................................................................................... A-11

Appendix B  Operating System Support

B.1 FPSCR, the floating-point status and control register ......................................... B-2
B.2 FPEXC, the floating-point exception register ....................................................... B-4
B.3 FPSID, the floating-point system ID register ......................................................... B-5
B.4 MVFR0/1 Media and VFP Feature Registers ....................................................... B-6

Appendix C  NEON and VFP Instruction Summary

C.1 List of all NEON and VFP instructions .................................................................. C-2
C.2 List of doubling instructions .................................................................................. C-7
C.3 List of halving instructions ..................................................................................... C-8
C.4 List of widening or long instructions .................................................................... C-9
C.5 List of narrowing instructions ................................................................................. C-10
C.6 List of rounding instructions ................................................................................. C-11
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>C.7</td>
<td>List of saturating instructions</td>
<td>C-12</td>
</tr>
<tr>
<td>C.8</td>
<td>NEON general data processing instructions</td>
<td>C-14</td>
</tr>
<tr>
<td>C.9</td>
<td>NEON shift instructions</td>
<td>C-25</td>
</tr>
<tr>
<td>C.10</td>
<td>NEON logical and compare operations</td>
<td>C-31</td>
</tr>
<tr>
<td>C.11</td>
<td>NEON arithmetic instructions</td>
<td>C-41</td>
</tr>
<tr>
<td>C.12</td>
<td>NEON multiply instructions</td>
<td>C-55</td>
</tr>
<tr>
<td>C.13</td>
<td>NEON load and store instructions</td>
<td>C-60</td>
</tr>
<tr>
<td>C.14</td>
<td>VFP instructions</td>
<td>C-67</td>
</tr>
<tr>
<td>C.15</td>
<td>NEON and VFP pseudo-instructions</td>
<td>C-73</td>
</tr>
</tbody>
</table>

**Appendix D**

**NEON Intrinsics Reference**

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>D.1</td>
<td>NEON intrinsics description</td>
<td>D-2</td>
</tr>
<tr>
<td>D.2</td>
<td>Intrinsics type conversion</td>
<td>D-3</td>
</tr>
<tr>
<td>D.3</td>
<td>Arithmetic</td>
<td>D-8</td>
</tr>
<tr>
<td>D.4</td>
<td>Multiply</td>
<td>D-24</td>
</tr>
<tr>
<td>D.5</td>
<td>Data processing</td>
<td>D-50</td>
</tr>
<tr>
<td>D.6</td>
<td>Logical and compare</td>
<td>D-74</td>
</tr>
<tr>
<td>D.7</td>
<td>Shift</td>
<td>D-93</td>
</tr>
<tr>
<td>D.8</td>
<td>Floating-point</td>
<td>D-114</td>
</tr>
<tr>
<td>D.9</td>
<td>Load and store</td>
<td>D-120</td>
</tr>
<tr>
<td>D.10</td>
<td>Permutation</td>
<td>D-151</td>
</tr>
<tr>
<td>D.11</td>
<td>Miscellaneous</td>
<td>D-166</td>
</tr>
</tbody>
</table>
Preface

This book provides a guide for programmers to effectively use NEON technology, the ARM Advanced SIMD architecture extension. The book provides information that will be useful to both assembly language and C programmers.

This is not an introductory level book:

- It assumes knowledge of the C and ARM assembler programming languages, but not any ARM-specific background.
- Some chapters suggest further reading (referring either to books or web sites) that can give a deeper level of background to the topic in hand, but this book focuses on the ARM-specific detail.
- No particular tool chain is assumed, and there are some examples for both GNU and ARM tools.
- This book complements other ARM documentation for these processors, including the processor Technical Reference Manuals (TRMs), documentation for specific devices or boards and the ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition (DDI0406).
- The Cortex™-A Series Programmer’s Guide covered basic principles of NEON technology, but this book provides more detailed information on using NEON technology.
References


ARM® Architecture Reference Manual, ARMv7-A and ARMv7-R edition (ARM DDI 0406), the ARM ARM.

Note

In the event of a contradiction between this book and the ARM ARM, the ARM ARM is definitive and must take precedence.

ARM® Compiler Toolchain Assembler Reference (ARM DUI 0489).


Introducing NEON (ARM DHT 0002).

NEON™ Support in Compilation Tools (ARM DHT 0004).

ARM® Compiler Toolchain: Using the Assembler (ARM DUI 0473).


ARM® C Language Extensions (IHI0053).
Typographical conventions

This book uses the following typographical conventions:

*italic* Highlights important notes, introduces special terminology, denotes internal cross-references, and citations.

**bold** Used for terms in descriptive lists, where appropriate.

*monospace* Denotes text that you can enter at the keyboard, such as commands, file and program names, instruction names, parameters and source code.

*monospace* italic Denotes arguments to monospace text where the argument is to be replaced by a specific value.

< and > Enclose replaceable terms for assembler syntax where they appear in code or code fragments. For example:

```
MRC p15, 0, <Rd>, <CRn>, <CRm>, <Opcode_2>
```
Feedback on this book

If you have any comments on this book, do not understand our explanations, think something is missing, incorrect, or could be better explained, send an e-mail to errata@arm.com. Give:

- the title, *NEON Programmer’s Guide*
- the number, ARM DEN0018A
- the page number(s) to which your comments apply
- a concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.
## Glossary

Abbreviations and terms used in this document are defined here.

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AAPCS</td>
<td>ARM Architecture Procedure Call Standard.</td>
</tr>
<tr>
<td>ABI</td>
<td>Application Binary Interface.</td>
</tr>
<tr>
<td>AMBA®</td>
<td>Advanced Microcontroller Bus Architecture.</td>
</tr>
<tr>
<td>AMP</td>
<td>Asymmetric Multi-Processing.</td>
</tr>
<tr>
<td>ASIC</td>
<td>Application Specific Integrated Circuit.</td>
</tr>
<tr>
<td>ASID</td>
<td>Address Space ID.</td>
</tr>
<tr>
<td>ATPCS</td>
<td>ARM Thumb® Procedure Call Standard.</td>
</tr>
<tr>
<td>CP15</td>
<td>Coprocessor 15 - System control coprocessor.</td>
</tr>
<tr>
<td>CPSR</td>
<td>Current Program Status Register.</td>
</tr>
<tr>
<td>EABI</td>
<td>Embedded ABI.</td>
</tr>
<tr>
<td>EOF</td>
<td>End Of File.</td>
</tr>
<tr>
<td>FPEXC</td>
<td>Floating-point Exception Register</td>
</tr>
<tr>
<td>FPSCR</td>
<td>Floating-Point Status and Control Register.</td>
</tr>
<tr>
<td>FPSID</td>
<td>Floating-Point System ID Register</td>
</tr>
<tr>
<td>FPU</td>
<td>Floating-point Unit.</td>
</tr>
<tr>
<td>GCC</td>
<td>GNU Compiler Collection.</td>
</tr>
<tr>
<td>GIC</td>
<td>Generic Interrupt Controller.</td>
</tr>
<tr>
<td>IRQ</td>
<td>Interrupt Request (normally external interrupts).</td>
</tr>
<tr>
<td>ISA</td>
<td>Instruction Set Architecture.</td>
</tr>
<tr>
<td>MVFR0/1</td>
<td>Media and VFP Feature Registers.</td>
</tr>
<tr>
<td>NaN</td>
<td>Not a Number.</td>
</tr>
<tr>
<td>NEON™</td>
<td>The ARM Advanced SIMD Extensions.</td>
</tr>
<tr>
<td>RVCT</td>
<td>RealView® Compilation Tools (the “ARM Compiler”).</td>
</tr>
<tr>
<td>SIMD</td>
<td>Single Instruction, Multiple Data.</td>
</tr>
<tr>
<td>SoC</td>
<td>System on Chip.</td>
</tr>
<tr>
<td>SPSR</td>
<td>Saved Program Status Register.</td>
</tr>
<tr>
<td>VFP</td>
<td>The ARM floating-point instruction set. Before ARMv7, the VFP extension was called the Vector Floating-Point architecture, and was used for vector operations.</td>
</tr>
</tbody>
</table>
Chapter 1
Introduction

This book introduces NEON technology as it is used on ARM Cortex™-A series processors that implement the ARMv7–A or ARMv7–R architectures profiles. It contains the following topics:

• Data processing technologies on page 1-2.
• Comparison between ARM NEON technology and other implementations on page 1-4.
• Architecture support for NEON technology on page 1-7.
• Fundamentals of NEON technology on page 1-10.

Note

• If you are completely new to ARM technology, read the Cortex-A Series Programmer’s Guide for information on the ARM architectures profiles and general programming guidelines.

• NEON technology is the implementation of the ARM Advanced Single Instruction Multiple Data (SIMD) extension.

• The NEON unit is the component of the processor that executes SIMD instructions. It is also called the NEON Media Processing Engine (MPE).

• Some Cortex-A series processors that implement the ARMv7–A or ARMv7–R architectures profiles do not contain a NEON unit.
1.1 Data processing technologies

The common ways that microprocessor instructions process data are covered in the following sections:

- Single Instruction Single Data.
- Single Instruction Multiple Data (vector mode).
- Single Instruction Multiple Data (packed data mode) on page 1-3.

1.1.1 Single Instruction Single Data

Each operation specified the single data source to process. Processing multiple data items requires multiple instructions. The following code uses four instructions to add eight registers:

```
add r0, r5
add r1, r6
add r2, r7
add r3, r8
```

This method is slow and it can be difficult to see how different registers are related. To improve performance and efficiency, media processing is often off-loaded to dedicated processors such as a Graphics Processing Unit (GPU) or Media Processing Unit which can process more than one data value with a single instruction.

On an ARM 32-bit processor, performing large numbers of individual 8-bit or 16-bit operations does not use machine resources efficiently because processor, registers, and data path are all designed for 32-bit calculations.

1.1.2 Single Instruction Multiple Data (vector mode)

An operation can specify that the same processing occurs for multiple data sources. If the LEN value is 4 in the control register, the single vector add instruction performs four adds:

```
VADD.F32 S24, S8, S16
// four operations occur
// S24 = S8 +S16
// S25 = S9 +S17
// S26 = S10 +S18
// S27 = S11 +S20
```

Although there is only one instruction, processing the four additions occurs sequentially in four steps.

In ARM terminology this is called Vector Floating Point.

The Vector Floating Point (VFP) extension was introduced in the ARMv5 architecture and executed short vector instructions to speed up floating point operations. The source and destination registers could be either single registers for scalar operations or a sequence of two to eight registers for vector operations.

Because SIMD operations perform vector calculation more efficiently than VFP operations, vector mode operation was deprecated from the introduction of ARMv7, and replaced with NEON technology which performs multiple operations on wide registers.

The floating-point and NEON use a common register bank for their operations.
1.1.3 Single Instruction Multiple Data (packed data mode)

An operation can specify that the same processing occurs for multiple data fields stored in one large register:

```markdown
VADD.16 Q10, Q8, Q9
// One operation adds two 64-bit registers,
// but each of the four 16-bit lanes in the register is added separately.
// There are no carries between the lanes
```

The single instruction operates on all data values in the large register at the same time as shown in Figure 1-1. This method is faster.

In ARM terminology this is called *Advanced SIMD technology* or *NEON technology*.

![Figure 1-1 Four simultaneous additions](image)

**Note**

- The addition operations in Figure 1-1 are truly independent.
- Any overflow or carry from bit 7 of lane 0 does not affect bit 8 of lane 1, which is used in a separate calculation.
- Figure 1-1 shows a 64-bit register holding four 16-bit values, but other combinations are possible for NEON registers:
  - Two 32-bit, four 16-bit, or eight 8-bit integer data elements can be operated on simultaneously in a single 64-bit register.
  - Four 32-bit, eight 16-bit, or sixteen 8-bit integer data elements can be operated on simultaneously in a single 128-bit register.

Media processors, such as used in mobile devices, often split each full data register into multiple sub-registers and perform computations on the sub-registers in parallel. If the processing for the data sets are simple and repeated many times, SIMD can give considerable performance improvements. It is particularly beneficial for digital signal processing or multimedia algorithms, such as:

- Audio, video, and image processing codecs.
- 2D graphics based on rectangular blocks of pixels.
- 3D graphics
- Color-space conversion.
- Physics simulations.
1.2 Comparison between ARM NEON technology and other implementations

This section describes the difference between NEON technology and other ARM and third-party data processing extensions:

- Comparison between NEON technology and the ARMv6 SIMD instructions.
- Comparison between NEON technology and other SIMD solutions on page 1-5.
- Comparison of NEON technology and Digital Signal Processors on page 1-6.

1.2.1 Comparison between NEON technology and the ARMv6 SIMD instructions

The ARMv6 architecture introduced a small set of SIMD instructions that operate on multiple 16-bit or 8-bit values packed into standard 32-bit ARM general-purpose registers. These instructions permitted certain operations to execute two or four times as fast, without adding additional computation units.

The ARMv6 SIMD instruction \texttt{UADD8 R0, R1, R2} adds four 8-bit values in one 32-bit register to four 8-bit values in another 32-bit register as shown in Figure 1-2.

![Figure 1-2 A 4-way 8-bit add operation is one of the ARMv6 SIMD instructions](image)

This operation performs a parallel addition of four 8-bit elements (called lanes) packed into vectors in the 32-bit registers R1 and R2, and places the result into a vector in register R0.

The ARM1176™ applications processors, for example, implement the ARMv6 architecture.

ARM NEON technology builds on the concept of SIMD and supports 128-bit vector operations instead of the 32-bit vector operations in the ARMv6 architecture.

The NEON unit is included by default in the Cortex-A7 and Cortex-A15 processors, but is optional in other ARMv7 Cortex-A series processors.
Table 1-1 compares NEON technology with ARMv6 SIMD.

### Table 1-1 Comparison of NEON extensions and ARMv6 SIMD instructions

<table>
<thead>
<tr>
<th>Feature</th>
<th>ARMv7 NEON extension</th>
<th>ARMv6 SIMD instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Packed integers</td>
<td>up to 8 x 8-bit, 4 x 16-bit, and 2 x 32 bit</td>
<td>4 x 8-bit</td>
</tr>
<tr>
<td>Data types</td>
<td>Supports integer and, if the processor has a VFP unit, single precision floating-point operations</td>
<td>Supports integer operations only</td>
</tr>
<tr>
<td>Simultaneous operations</td>
<td>Maximum sixteen (as 16 x 8-bit)</td>
<td>Maximum four (as 4 x 8-bit)</td>
</tr>
<tr>
<td>Dedicated registers</td>
<td>Operates on separate NEON register file that is shared with the VFP unit 32 64-bit registers (or 16 128-bit registers)</td>
<td>Uses 32-bit general purpose ARM registers</td>
</tr>
<tr>
<td>Pipeline</td>
<td>Has dedicated pipeline that is optimized for NEON execution</td>
<td>Uses the same pipeline as all other instructions</td>
</tr>
</tbody>
</table>

#### 1.2.2 Comparison between NEON technology and other SIMD solutions

SIMD processing is not unique to ARM, and it is useful to consider other implementations and compare them with NEON technology.

### Table 1-2 NEON technology compared with MMX and Altivec

<table>
<thead>
<tr>
<th>NEON technology</th>
<th>x86 MMX/SSE</th>
<th>Altivec</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of registers</td>
<td>32 × 64-bit (also visible as 16 × 128-bit)</td>
<td>SSE2: 8 × 128-bit XMM (in x86-32 mode) Additional 8 registers in x86-64 mode</td>
</tr>
<tr>
<td>Memory / register operations</td>
<td>Register-based 3-operand instructions</td>
<td>Mix of register and memory operations</td>
</tr>
<tr>
<td>Load/store support for packed data types</td>
<td>Yes as 2, 3, or 4 element</td>
<td>No</td>
</tr>
<tr>
<td>Move between scalar and vector register</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
1.2.3 Comparison of NEON technology and Digital Signal Processors

Many ARM processors also incorporate a Digital Signal Processor (DSP) or custom signal processing hardware, so they can include both a NEON unit and a DSP. There are some differences between using NEON technology compared with using a DSP:

NEON technology features:

- Extends the ARM processor pipeline.
- Uses the ARM core registers for memory addressing.
- Single thread of control providing easier development and debug.
- OS multitasking supported (if the OS saves or restores the NEON and floating-point register file).
- SMP capability. There is one NEON unit for each ARM core within an MPCore processor. With multiple cores, this can provide many times standard performance using standard pthreads.
- As part of the ARM processor architecture, the NEON unit will be available on future faster processors and is supported by many ARM processor based SoCs.
- Broad NEON tools support is provided in both the open-source community and the ARM ecosystem.

DSP features:

- Runs in parallel with ARM processors.
- Lack of OS and task switching overhead can provide guaranteed performance, but only if DSP system design provides predictable performance.
- Generally more difficult to use by applications programmers: two toolsets, separate debugger, potential synchronization issues.
- Less tightly integrated with the ARM processor. There can be some cache clean or flush overhead with transferring data between DSP and the ARM processor which makes using a DSP less efficient for processing very small blocks of data.
1.3 Architecture support for NEON technology

The NEON extension is implemented on some processors that implement the ARMv7-A or ARMv7-R architecture profiles.

Note

- The ARMv8 architectural architecture extends the NEON support, and provides backwards compatibility with ARMv7 implementations.
- This manual only covers cores that implement ARMv7-A and ARMv7-R.
- It is not guaranteed that the ARMv7-A or ARMv7-R processor that you are programming contains either NEON or VFP technology. The possible combinations for cores that conform to ARMv7 are:
  - No NEON unit or VFP unit present.
  - NEON unit present, but no VFP unit.
  - No NEON unit present, but with a VFP unit.
  - Both a NEON unit and a VFP unit are present.
- Processors that have a NEON unit, but no VFP unit, cannot execute floating-point operations in hardware.
- Because NEON SIMD operations perform vector calculation more efficiently, vector mode operation in the VFP unit was deprecated from the introduction of ARMv7. The VFP unit is therefore sometimes referred to as the Floating Point Unit (FPU).
- Processors that do have a NEON or VFP unit, might not support the following extensions:
  - Half precision.
  - Fused Multiply-Add.
- If a VPF unit is present, there are versions that can access either 16 or 32 NEON doubleword registers. See VFP views of the NEON and floating-point register file on page 1-15.

1.3.1 Instruction timings

The NEON architecture does not specify instruction timings. An instruction might require a different number of cycles to execute on different processors.

Even on the same processor, instruction timing can vary. One common cause of variation is whether the instructions and data remain in the cache.
1.3.2 Support for VFP-only systems

Some instructions are common to the NEON and VFP extensions. These are called shared instructions.

Note

Both VFP and the NEON unit are use instructions in the CP10 and CP11 coprocessor instruction space and share the same register file, leading to some confusion between the two types of operation:

- VFP can provide fully IEEE-754 compatible floating point operations that can, depending on the implementation, operate on single-precision and double-precision floating point values.
- The NEON unit is a parallel data processing unit for integer and single-precision floating point data, and single precision operations in the ARMv7 NEON unit are not fully IEEE-754 compliant.
- The NEON unit does not replace VFP. There are some specialized instructions that VFP offers which have no equivalent implementations in the NEON instruction set.

If your processor does however have both a NEON unit and a VFP unit:

- All the NEON registers overlap with the VFP registers.
- All VFP data-processing instructions can execute on the VFP unit.
- The shared instructions can execute on the NEON Floating-Point pipeline.

1.3.3 Support for the Half-precision extension

The half-precision instructions are only available on NEON and VFP systems that include the half-precision extension.

The Half-precision extension extends both the VFP and the NEON architectures. It provides floating-point and NEON instructions that perform conversion between single-precision (32-bit) and half-precision (16-bit) floating-point numbers.

1.3.4 Support for the Fused Multiply-Add instructions

The Fused Multiply-Add instructions is an optional extension to both the VFP and the NEON extensions. It provides VFP and NEON instructions that perform multiply and accumulate operations with a single rounding step, so suffers from less loss of accuracy than performing a multiplication followed by an add.

The fused multiply-add instructions are only available on NEON or VFP systems that implement the fused multiply-add extension. VFPv4 and Advanced SIMDv2 include support for Fused Multiply-Add instructions.

1.3.5 Security and virtualization

The Cortex-A9 and Cortex-A15 processors include the ARM Security Extensions. The Cortex-A15 processors include the ARM Security Extensions and the Virtualization Extensions. These extensions can affect how you write code for the NEON and VFP units. These extensions are outside the scope of this document, see the ARM Architecture Reference Manual ARMv7-A and ARMv7-R for more information.
1.3.6 Undefined instructions

NEON instructions, including the half-precision half-precision and Fused Multiply-Add instructions, are treated as Undefined Instructions on systems that do not support the necessary architecture extension.

Even on systems that have the NEON unit and VFP unit, the instructions are undefined if they are not enabled in the CP15 Coprocessor Access Control Register (CPACR). For more information on enabling the NEON and VFP units, see the Technical Reference Manual for the processor you are programming.

1.3.7 Support for ARMv6 SIMD instructions

ARMv6 architecture added a number of SIMD instructions for efficient software implementation of multimedia algorithms. The ARM6 SIMD instructions were deprecated from ARMv7. See Comparison between NEON technology and the ARMv6 SIMD instructions on page 1-4.
1.4 Fundamentals of NEON technology

If you are familiar with the ARM v7-A architecture profile, you will have noticed that the ARMv7 cores are a 32-bit architecture and use 32-bit registers, but the NEON unit uses 64-bit or 128-bit registers for SIMD processing.

This is possible because the NEON unit and VFP are extensions to the ARMv7 instruction sets that operate on a separate register file of 64-bit registers. The NEON and VFP units are fully integrated into the processor and share the processor resources for integer operation, loop control, and caching. This significantly reduces the area and power cost compared to a hardware accelerator. It also uses a much simpler programming model, since the NEON unit uses the same address space as the application.

The components of the NEON unit are:

- NEON register file
- NEON integer execute pipeline
- NEON single-precision floating-point execute pipeline
- NEON load/store and permute pipeline.

1.4.1 Registers, vectors, lanes and elements

NEON instructions and floating-point instructions use the same register file, called the NEON and floating-point register file. This is distinct from the ARM core register file. The NEON and floating-point register file is a collection of registers which can be accessed as 32-bit, 64-bit, or 128-bit registers. Which registers are available for an instruction depends on whether it is a NEON instruction or VFP instruction. This document refers to the NEON and floating-point registers as the NEON registers. Certain VFP and NEON instructions move data between the general-purpose registers and the NEON registers or use the ARM general-purpose registers to address memory.

The contents of the NEON registers are vectors of elements of the same data type. A vector is divided into lanes and each lane contains a data value called an element.

Usually each NEON instruction results in \( n \) operations occurring in parallel, where \( n \) is the number of lanes that the input vectors are divided into. Each operation is contained within the lane. There cannot be a carry or overflow from one lane to another.

The number of lanes in a NEON vector depends on the size of the vector and the data elements in the vector:

- 64-bit NEON vectors can contain:
  - Eight 8-bit elements.
  - Four 16-bit elements.
  - Two 32-bit elements.
  - One 64-bit element.

- 128-bit NEON vectors can contain:
  - Sixteen 8-bit elements.
  - Eight 16-bit elements.
  - Four 32-bit elements.
  - Two 64-bit elements.
Element ordering

Figure 1-3 shows that the ordering of elements in the vector is from the least significant bit. This means element 0 uses the least significant bits of the register.

Figure 1-3 Lanes and elements

Figure 1-4 shows how the `VADD.I16 Q0, Q1, Q2` instruction performs a parallel addition of eight lanes of 16-bit (8 x 16 = 128) integer (I) elements from vectors in Q1 and Q2, storing the result in Q0.

Figure 1-4 8 way 16-bit integer add operation
Register overlap

Figure 1-5 shows the NEON and floating-point register file and how the registers overlap.

The NEON unit views the register file as:

- Sixteen 128-bit Q, or quadword, registers, Q0-Q15.
- Thirty-two 64-bit D, or doubleword, registers, D0-D31. (Sixteen 64-bit D registers for VFPv3-D16.)

The mapping for the D registers is:
- D<2n> maps to the least significant half of Q<n>
- D<2n+1> maps to the most significant half of Q<n>.

- A combination of Q and D registers.
- The NEON unit cannot directly access the individual 32-bit VPFS registers. See VFP views of the NEON and floating-point register file on page 1-15.

The mapping for the S registers is:
- S<2n> maps to the least significant half of D<n>
- S<2n+1> maps to the most significant half of D<n>.

Figure 1-5 NEON and floating-point register file
All of these registers are accessible at any time. Software does not have to explicitly switch between them because the instruction used determines the appropriate view.

In Figure 1-6 the S, D, and Q registers are different views of the same register Q0:

- The NEON unit can access Q0 as an 128-bit register.
- The NEON unit can access Q0 as two consecutive 64-bit registers D0 and D1.
- The NEON unit cannot access the 32-bit S registers in Q0 individually.

If a VPF unit is present, it can however access them as S0, S1, S2, and S3.

**Scalar data**

Scalar refers to a single value instead of a vector containing multiple values. Some NEON instructions use a scalar operand. A scalar inside a register is accessed by index into the vector of values. The array notation to access individual elements of a vector is $D_m[x]$ or $Q_m[x]$ where $x$ is the index in the vector $D_m$ or $Q_m$.

The instruction $VMOV.8 \ D0[3], \ R3$ moves the least significant byte of register R3 into the fourth byte in register D0.

NEON scalars can be 8-bit, 16-bit, 32-bit, or 64-bit values. Other than multiply instructions, instructions that access scalars can access any element in the register file.

Multiply instructions only allow 16-bit or 32-bit scalars, and can only access the first 32 scalars in the register file:

- 16-bit scalars are restricted to registers $D0[x]$-$D7[x]$, with $x$ in the range 0 to 3
- 32-bit scalars are restricted to registers $D0[x]$-$D15[x]$, with $x$ either 0 or 1.
1.4.2 NEON data type specifiers

The form and construction of NEON instructions is covered in Chapter 3 NEON Instruction Set Architecture.

Although the ARM architecture does not require a processor to implement both VFP and NEON technology, the common features in the programming for these extensions mean an operating system that supports VFP requires little or no modifications to also support NEON technology. However because the NEON unit is optional in some Cortex-A series processors, you cannot rely on NEON code working on all processors.

Before using NEON or VFP instructions and compiling the code on a given processor, you must check that the NEON or VFP unit is there! This is covered in Chapter 2 Compiling NEON Instructions.

Data type specifiers in NEON and VFP instructions consist of a letter indicating the type of data, usually followed by a number indicating the width. They are separated from the instruction mnemonic by a point, for example, VMLAL.S8.

Table 1-3 shows the available NEON data types.

<table>
<thead>
<tr>
<th>Data Type</th>
<th>8-bit</th>
<th>16-bit</th>
<th>32-bit</th>
<th>64-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned integer</td>
<td>U8</td>
<td>U16</td>
<td>U32</td>
<td>U64</td>
</tr>
<tr>
<td>Signed integer</td>
<td>S8</td>
<td>S16</td>
<td>S32</td>
<td>S64</td>
</tr>
<tr>
<td>Integer of unspecified type</td>
<td>18</td>
<td>116</td>
<td>132</td>
<td>164</td>
</tr>
<tr>
<td>Floating-point number</td>
<td>not available</td>
<td>F16</td>
<td>F32 or F</td>
<td>not available</td>
</tr>
<tr>
<td>Polynomial over {0,1}</td>
<td>P8</td>
<td>P16</td>
<td>not available</td>
<td>not available</td>
</tr>
</tbody>
</table>

Note

The polynomial type is for operations that use power-of-two finite fields or simple polynomials over \{0,1\}. These are described in Polynomials on page 3-17.
1.4.3 VFP views of the NEON and floating-point register file

Processors that implement the ARMv7A and ARMv7R architecture can optionally include one of the following VFP extensions:

**Table 1-4 VFPv3 variants**

<table>
<thead>
<tr>
<th>Number of 64-bit D registers</th>
<th>With half-precision extension</th>
<th>Without half-precision extension</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sixteen</td>
<td>VFPv3-D16-FP16</td>
<td>VFPv3-D16</td>
</tr>
<tr>
<td>Thirty-two</td>
<td>VFPv3-D32-FP16</td>
<td>VFPv3-D32</td>
</tr>
<tr>
<td></td>
<td>(Also called VFPv4 if the fused multiply-add extension is present)</td>
<td>(Sometimes called just VFPv3 if there is no possibility of confusion with other extensions)</td>
</tr>
</tbody>
</table>

In version VFPv3-D16 and VFPv3-D16-FP16, the VFP unit views the NEON register file as:
- Sixteen 64-bit D registers D0-D15. The D registers are called double-precision registers and contain double-precision floating-point values.
- Thirty-two 32-bit S registers S0-S31. The S registers are called single-precision registers and contain single-precision floating-point values or 32-bit integers.
  For VFPv3-D16-F16, the S registers can contain a half-precision floating-point value.
- A combination of registers from the above views.

In versions VFPv3, VFPv3-D32, and VFPv3-D32-FP16, the VFP unit views the NEON register file as:
- Thirty-two 64-bit D registers, D0-D31.
  For VFPv3-D-32-F16, the S registers can contain a half-precision floating-point value.
- A combination of registers from the above views.

---

**Note**

- The different views mean half-precision, single-precision, and double-precision values, and NEON vectors to coexist in different non-overlapped registers at the same time.
- You can also use the same overlapped registers to store half-precision, single-precision, and double-precision values, and NEON vectors at different times.

Table 1-5 shows the available data types for VFP instructions.

**Table 1-5 VFP data types**

<table>
<thead>
<tr>
<th></th>
<th>16-bit</th>
<th>32-bit</th>
<th>64-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unsigned integer</td>
<td>U16</td>
<td>U32</td>
<td>not available</td>
</tr>
<tr>
<td>Signed integer</td>
<td>S16</td>
<td>S32</td>
<td>not available</td>
</tr>
<tr>
<td>Floating point number</td>
<td>F16</td>
<td>F32 (or F)</td>
<td>F64 (or D)</td>
</tr>
</tbody>
</table>

See **VFP instructions on page C-67** for a description of the instructions specific to the VFP unit.
Chapter 2
Compiling NEON Instructions

This chapter describes how code targeted at NEON hardware can be written in C or assembly language, and the range of tools and libraries are available to support this. It contains the following topics:

- Vectorization on page 2-2
- Generating NEON code using the vectorizing compiler on page 2-9
- Vectorizing examples on page 2-11
- NEON assembler and ABI restrictions on page 2-17
- NEON libraries on page 2-19
- Intrinsics on page 2-20
- Detecting presence of a NEON unit on page 2-21
- Writing code to imply SIMD on page 2-22
- GCC command line options on page 2-24
2.1 Vectorization

NEON was designed as an additional load/store architecture to provide good vectorizing compiler support for languages such as C/C++. This enables a high level of parallelism. You can hand-code NEON instructions for applications that need very high performance. It includes low cost promotion and demotion of data sizes. It also includes structure loads capable of accessing multiple data streams which are interleaved in memory.

NEON instructions can be written as part of the normal ARM code. This makes NEON programming simpler and more efficient than with an external hardware accelerator. There are NEON instructions available to read and write external memory, move data between NEON registers and other ARM registers and to perform SIMD operations.

All compiled code and subroutines will conform to the EABI, which specifies which registers can be corrupted and which registers must be preserved.

A vectorizing compiler can take your C or C++ source code and vectorize it in a way that enables efficient usage of NEON hardware. This means you can write portable C code, while still obtaining the levels of performance made possible by NEON instructions.

To assist vectorization, make the number of loop iterations a multiple of the vector length. Both GCC and ARM Compiler toolchain have options for enabling automatic vectorization for NEON technology, but because the C and C++ standards do not cover the concurrency aspects, you might have to provide the compiler with additional information to get full benefit. The required source code modifications are part of the standard language specifications, so they do not affect code portability between different platforms and architectures.

The vectorizing compiler works best when it can determine the intention of the programmer. Simple code that is easy for a human to understand is much easier to vectorize than code highly tuned for a specific processor.

2.1.1 Enabling auto-vectorization in ARM Compiler toolchain

The ARM Compiler toolchain in DS-5™ Professional includes support for the vectorizing compiler. To enable automatic vectorization you must target a processor that has a NEON unit. The required command line options are:

```
--vectorize        Enable vectorization
--cpu 7-A or --cpu Cortex-A8
                  Specify a core or architecture with NEON support
-02 or -03        Select high level or aggressive optimization
-0time            Optimize for speed rather than for space.
```

Use the armcc command line parameter --remarks to provide more information about the optimizations performed, or problems preventing the compiler from performing certain optimizations.
2.1.2 Enabling auto-vectorization in GCC compiler

To enable automatic vectorization in GCC, use the command line options:

- `-ftree-vectorize`
- `-mfpu=neon`
- `-mcpu` to specify the core or architecture.

Compiling at optimization level `-O3` implies `-ftree-vectorize`.

If you do not specify an `-mcpu` option, then GCC will use its built-in default core. The resulting code might run slowly or not run at all.

The option `-ftree-vectorize` is available for many architectures that support SIMD operations.

2.1.3 C pointer aliasing

A major challenge in optimizing Standard C (ISO C90) is because you can de-reference pointers which might (according to the standard) point to the same or overlapping datasets.

As the C standard evolved, this issue was addressed by adding the keyword `restrict` to C99 and C++. Adding `restrict` to a pointer declaration is a promise that only this pointer will access the address it is pointing to. This enables the compiler to do the work in setup and exit restrictions, preload data with plenty of advance notice, and cache the intermediate results.

The ARM Compiler allows the use of the keyword `__restrict` in all modes. If you specify the command line option `--restrict`, you can use the keyword `restrict` without the leading underscores. GCC has similar options. See the GCC documentation for more information.

2.1.4 Natural types

Often algorithms are written to expect certain types for legacy, memory size or peripheral reasons. It is common to cast these up to the `natural` type for the processor as mathematical operations on natural sized data are usually faster, and truncation and overflow are only calculated when data is passed or stored.

2.1.5 Array grouping

For processor designs that have few registers for storing memory pointers (such as x86), it is common to group several arrays into one. This permits several different offsets from the same pointer to access different parts of the data. Grouping arrays in this way can confuse the compiler into thinking that the offsets cause overlapping datasets. Avoid this unless you can guarantee that there are no writes into the array. Split composite arrays into individual arrays to simplify pointer use and remove this risk.

2.1.6 Inside knowledge

To turn an array with no size information into NEON code, the compiler must assume the size might be anywhere between 0 and 4GB. Without additional information the compiler must generate setup code which tests if the array is too small to consume a whole NEON register as well as cleanup code which consumes the last few items in the array using the scalar pipeline.

In some cases array sizes are known at compile time and should be specified directly rather than passed as arguments. In other cases, it is common for the engineer to know more about the array layouts than the compiler. For example, arrays are often expressed as powers of 2. A programmer might know that a loop iteration count will always be a multiple of 2, 4, 8, 16, 32 and so on. It is possible to write code to exploit this. See Optimizing for vectorization on page 2-6 and Adding inside knowledge on page 8-24 for more information.
2.1.7 Enabling the NEON unit in bare-metal applications

A bare-metal application is one that runs directly on the hardware without a kernel or operating system support.

The NEON unit is disabled at reset by default, so you must enable it manually for a bare metal application that requires NEON instructions. The `EnableNEON` code snippet shows how to enable the NEON unit manually.

```c
#include <stdio.h>

// Bare-minimum start-up code to run NEON code
__asm void EnableNEON(void) {
    MRC p15,0,r0,c1,c0,2    // Read CP Access register
    ORR r0,r0,#0x00f00000   // Enable full access to NEON/VFP by enabling access to
    // Coprocessors 10 and 11
    MCR p15,0,r0,c1,c0,2    // Write CP Access register
    ISB
    MOV r0,#0x40000000      // Switch on the VFP and NEON hardware
    MSR FPEXC,r0            // Set EN bit in FPEXC
}
```

When compiling a bare-metal application for a processor with a NEON unit, the compiler might use NEON instructions. For example the ARM Compiler toolchain `armcc` uses -O2 optimization by default, which tries to vectorize code for a processor with a NEON unit if -Otime and --vectorize options are specified.

You can compile the bare metal application, `hello.c`, as:

```
armcc -c --cpu=Cortex-A8 --debug hello.c -o hello.o
armlink --entry=EnableNEON hello.o -o hello.axf
```

2.1.8 Enabling the NEON unit in a Linux stock kernel

A stock kernel is the kernel released by Linux at www.kernel.org, without modification. If you use a Linux stock kernel to run your application, there is no need to manually enable the NEON unit. The kernel automatically enables the NEON unit when it encounters the first NEON instruction.

If the NEON unit is disabled and the application tries to execute a NEON instruction, it throws an Undefined Instruction exception. The kernel uses this exception to enable the NEON unit and then executes the NEON instruction. The NEON unit remains enabled until there is a context switch. When a context switch is required, the kernel might disable the NEON unit to save time and power.
2.1.9 Enabling the NEON unit in a Linux custom kernel

If you use a Linux custom kernel to run your application, you must enable the NEON unit. To enable the NEON unit, you must use the kernel configuration settings to select:

- Floating point emulation → VFP-format floating point maths
- Floating point emulation → Advanced SIMD (NEON) Extension support.

Figure 2-1 shows the configuration settings for a Versatile Express board.

![Figure 2-1 Configuration of a custom kernel](image)

If `/proc/config.gz` is present, you can test for NEON support in the kernel using the command:

```
zcat /proc/config.gz | grep NEON
```

If the NEON unit is present, the command outputs:

```
CONFIG_NEON=y
```

To ensure that the processor supports the NEON extension, you can issue the command:

```
cat /proc/cpuinfo | grep neon
```

If it supports the NEON extension, the output shows `neon`, for example:

```
Features   : swp half thumb fastmult vfp edsp neon vfpv3 tls vfpv4 idiva idivt
```
2.1.10 Optimizing for vectorization

The C and C++ languages do not provide syntax that specifies concurrent behavior, so compilers cannot safely generate parallel code. However, the developer can provide additional information to let the compiler know where it is safe to vectorize.

Unlike intrinsics, these modifications are not architecture dependent, and are likely to improve vectorization on any target platform. These modifications usually do not have negative impact on performance on targets where vectorization is not possible.

The following describe the main rules:

- Short, simple loops work best (even if it means multiple loops in your code).
- Avoid using a break statement to exit a loop.
- Try to make the number of iterations a power of two.
- Try to make sure the number of iterations is known to the compiler.
- Functions called inside a loop should be inlined.
- Using arrays with indexing vectorizes better than using pointers.
- Indirect addressing (multiple indexing or dereferencing) does not vectorize.
- Use the `restrict` keyword to tell the compiler that pointers do not reference overlapping areas of memory.

**Indicate knowledge of number of loop iterations**

If a loop has a fixed iteration count, or if you know that the iteration count is always a power of 2, making this obvious to the compiler enables the compiler to perform optimizations that would otherwise be unsafe or difficult.

**Example 2-1** shows a function accumulating a number (`len`) of `int`-sized elements. If you know that the value passed as `len` is always a multiple of four, you can indicate this to the compiler by masking off the bottom two bits when comparing the loop counter to `len`. This ensures that the loop always executes a multiple of four times. Therefore the compiler can safely vectorize and:

- does not need to add code for runtime checks on `len`
- does not need to add code to deal with over-hanging iterations.

**Example 2-1 Specifying that the loop counter is a multiple of 4**

```c
int accumulate(int * c, int len)
{
  int i, retval;
  for(i = 0, retval = 0; i < (len & ~3); i++)
  {
    retval = retval + c[i]
  }
  return retval;
}
```
Avoid loop-carried dependencies

If your code contains a loop where the result of one iteration is affected by the result of a previous iteration, the compiler cannot vectorize it. If possible, restructure the code to remove any loop-carried dependencies.

Use the restrict keyword

C99 introduced the `restrict` keyword, that you can use to inform the compiler that the location accessed through a specific pointer is not accessed through any other pointer within the current scope.

Example 2-2 shows a situation where using restrict on a pointer to a location being updated makes vectorization safe when it otherwise would not be.

```c
int accumulate2(char * c, char * d, char * restrict e, int len)
{
    int i;
    for(i=0; i < (len & ~3); i++)
    {
        e[i] = d[i] + c[i];
    }
    return i;
}
```

Without the `restrict` keyword, the compiler must assume that `e[i]` can refer to the same location as `d[i + 1]`, meaning that the possibility of a loop-carried dependency prevents it from vectorizing this sequence. With `restrict`, the programmer informs the compiler that any location accessed through `e` is only accessed through pointer `e` in this function. This means the compiler can ignore the possibility of aliasing and vectorize the sequence.

Using the `restrict` keyword does not enable the compiler to perform additional checks on the function call. Hence, if the function is passed values for `c` or `d` that overlap with the value for `e`, the vectorized code might not execute correctly.

Both GCC and ARM Compiler toolchain support the alternative forms `__restrict__` and `__restrict` when not compiling for C99. ARM Compiler toolchain also supports using the `restrict` keyword with C90 and C++ when `-Drestrict` is specified on the command line.

Avoid conditions inside loops

Normally, the compiler cannot vectorize loops containing conditional statements. In the best case, it duplicates the loop, but in many cases it cannot vectorize it at all.
Use suitable data types

When optimizing some algorithms operating on 16-bit or 8-bit data without SIMD, sometimes you get better performance if you treat them as 32-bit variables. When producing software targeting automatic vectorization, for best performance always use the smallest data type that can hold the required values. This means a NEON register can hold more data elements and execute more operations in parallel. In a given period, the NEON unit can process twice as many 8-bit values as 16-bit values.

Also, NEON technology does not support some data types, and some are only supported for certain operations. For example, it does not support double-precision floating-point, so using a double-precision double where a single-precision float is sufficient can prevent the compiler from vectorizing code. NEON technology supports 64-bit integers only for certain operations, so avoid using `long long` variables where possible.

Note

NEON technology includes a group of instructions that can perform structured load and store operations. These instructions can only be used for vectorized access to data structures where all members are of the same size.

Floating-point vectorization

Floating-point operations can result in loss of precision. The order of the operations or floating-point inputs can be arranged to reduce the loss in precision. Changing the order of the operations or inputs can result in further loss in precision. Hence some floating-point operations are not vectorized by default because vectorizing can change the order of the operations. If the algorithm does not require this level of precision, you can specify `--fpmode=fast`, for armcc, or `-ffast-math`, for GCC, on the command line to enable these optimizations.

Example 2-3 shows a sequence that can only be vectorized with one of these parameters specified. In this case, it performs parallel accumulation, potentially reducing the precision of the result.

---

**Example 2-3**

```c
float g(float const *a)
{
    float r = 0;
    int i;

    for (i = 0 ; i < 32 ; ++i)
        r += a[i];

    return r;
}
```

The NEON unit always operates in Flush-to-Zero mode (see *Flush-to-zero mode on page 3-13*), making it non-compliant with IEEE 754. By default, armcc uses `--fpmode=std`, permitting the deviations from the standard. However, if the command line parameters specify a mode option requiring IEEE 754 compliance, for example `--fpmode=ieee_full`, most floating-point operations cannot be vectorized.
2.2 Generating NEON code using the vectorizing compiler

The vectorizing compiler evaluates vectorizable loops and potential NEON applications. If the C or C++ code is written such that the compiler can determine the intent of the code, the compiler optimizes it more efficiently. Although the compiler can generate some NEON code without source modification, certain coding styles can promote more optimal output. Where the vectorizer finds code with potential vectorizing opportunities but does not have enough information, it can generate a remark to the user to prompt changes to the source code that can provide more useful information. Although these modifications help the vectorizing compiler they are all standard C notation and will allow re-compilation with any C99* compliant compiler. C99 is required for parsing of the keyword restrict. In other compilation modes, armcc also allows the use of the equivalent ARM-specific extension __restrict.

2.2.1 Compiler command line options

With the vectorizing licence option present, the compiler can be told to generate NEON code by using the O2 or O3, Otime, vectorize, and cpu options. The cpu option must specify a processor that has NEON hardware.

SIMD code is sometimes bigger than the equivalent ARM code due to array cleanup and other overheads.

To generate fast NEON code on a Cortex-A8 target, you should use the command line:

```
armcc --cpu=Cortex-A8 -O3 -Otime --vectorize ...
```

If you do not have a licence for the vectorizing compiler, this command will respond with an error message.

Using the vectorizing compiler

We can now try using the vectorizing compiler on the addition example in Programming using NEON intrinsics on page 4-14.

We can write the C code succinctly:

```c
/* file.c */
unsigned int vector_add_of_n(unsigned int* ptr, unsigned int items)
{
    unsigned int result=0;
    unsigned int i;
    for (i=0; i<(items*4); i+=1)
    {
        result+=ptr[i];
    }
    return result;
}
```

**Note**

- By using (items*4) we are telling the compiler that the size of the array is a multiple of four. Although this is not required for the vectorizer to create NEON code, it provides the compiler with extra information about the array. In this case it knows the array can be consumed with vector arrays and does not require any extra scalar code to handle the cleanup of any spare items.
- The value of items passed to the function must be a quarter of the actual number of items in the array as vector_add_of_n(p_list, item_count/4)

Compile: armcc --cpu=Cortex-A8 -O3 -c -Otime --vectorize file.c
Viewing the generated code with: `fromelf -c file.o`

```assembly
vector_add_of_n PROC
    LSLS r3,r1,#2
    MOV r2,r0
    MOV r0,#0
    BEQ |L1.72|
    LSL r3,r1,#2
    VMOV.I8 q0,#0
    LSRS r1,r3,#2
    BEQ |L1.48| |L1.32|
    VLD1.32 {d2,d3},[r2]!
    VADD.I32 q0,q0,q1
    SUBS r1,r1,#1
    BNE |L1.32| |L1.48|
    CMP r3,#4
    BCC |L1.72|
    VADD.I32 d0,d0,d1
    VPADD.I32 d0,d0,d0
    VMOV.32 r1,d0[0]
    ADD r0,r0,r1 |L1.72|
    BX lr
```

This disassembly is different from the intrinsic function example in *Programming using NEON intrinsics* on page 4-14. The hand-coded example misses the important corner case where the array is zero in length.

Although the code is longer than the handwritten example, the main parts of the routine (the inner loop) are the same length and contain the same instructions. This means that the time difference for execution is trivial if the dataset is reasonable in size. However, on Cortex-A8 processors, the code generated by the compiler is scheduled non-optimally compared to the hand-written code. Thus the difference in performance on Cortex-A8 processors scales with the dataset size.
2.3 Vectorizing examples

This section contains examples of vectorization:

2.3.1 Vectorization example on unrolling addition function

Consider the following code:

Void add_int (int * __restrict pa, int * __restrict pb, unsigned int n, int x)
{
  unsigned int i;
  for (i = 0; i < (n & ~3); i++)
    pa[i] = pb[i] + x;
}

1. Analyze each loop
   • Are pointer accesses safe for vectorization?
   • What data types are being used, and how do they map onto NEON registers?
   • How many loop iterations are there?

2. Unroll the loop to the appropriate number of iterations and perform other transformations such as using pointer.

3. Map each unrolled operation onto a NEON vector lane and generate a corresponding NEON instruction.

Figure 2-2 Vectorization example

Map each unrolled operation onto a NEON vector lane and generate a corresponding NEON instruction.
2.3.2 Vectorizing example with vectorizing compilation

Table 2-1 shows a comparison of code compiled with and without vectorizing compilation:

<table>
<thead>
<tr>
<th></th>
<th>With vectorizing compilation</th>
<th>Without vectorizing compilation</th>
</tr>
</thead>
<tbody>
<tr>
<td>add_int PROC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BICS r12, r2, #3</td>
<td>MOV r12, #0</td>
<td></td>
</tr>
<tr>
<td>BEQ</td>
<td>L1.40</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>LDR r4, {r1, r12, LSL, #2}</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ADD r4, r4, r3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VADD.12 q0, r0, q1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SUBS r2, r2, #1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VST1.32 {d0, d1}, [r0]!</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CMP r12, r12, #1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>CMP r2, r12</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BHI</td>
</tr>
<tr>
<td></td>
<td></td>
<td>BX 1r</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ENDP</td>
</tr>
<tr>
<td></td>
<td>LDR r4, {r1, r12, LSL, #2}</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ADD r4, r4, r3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VADD.12 q0, r0, q1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SUBS r2, r2, #1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VST1.32 {d0, d1}, [r0]!</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CMP r12, r12, #1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CMP r2, r12</td>
<td></td>
</tr>
<tr>
<td></td>
<td>BHI</td>
<td>L1.20</td>
</tr>
<tr>
<td></td>
<td>BX 1r</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ENDP</td>
<td></td>
</tr>
</tbody>
</table>

2.3.3 Vectorizing examples with different command line switches

This section contains very simple examples of compiler vectorization. The examples show the effects of various command line switches and the effects of various source code changes.

**Optimized for code space**

In this example, the compiler option -0space results in smaller code size. The resulting code is not optimized for speed.

**Example 2-4 Optimized for code space**

```c
void add_int (int *pa, int * pb, unsigned int n, int x)
{
    unsigned int i;
    for(i = 0; i < n; i++)
        pa[i] = pb[i] + x;
}
```

Compile the code with the following options:

```sh
armcc --cpu=Cortex-A8 -O3 -0space
```

**Example 2-5 Resulting assembly language**

```assembly
add_int PROC
    PUSH {r4, r5, 1r}
    MOV r4, #0
    CMP r4, r2
```

---

Compiling NEON Instructions

Copyright © 2013 ARM. All rights reserved.

ARM DEN0018A

ID071613

Non-Confidential
Optimized for time

In this example, the compiler option `-Otime` results in code faster and longer than the code in Example 2-4 on page 2-12.

Example 2-6 Optimized for time

```c
void add_int (int *pa, int *pb, unsigned int n, int x)
{
unsigned int i;
for(i = 0; i < n; i++)
  pa[i] = pb[i] + x;
}
```

Compile the code with the following options:

```
armcc --cpu=Cortex-A8 -O3 -Otime
```

Example 2-7 Resulting assembly language

```assembly
add_int PROC
  CMP r2,#0
  BXEQ lr
  TST r2,#1
  SUB r1,r1,#4
  SUB r0,r0,#4
  PUSH {r4}
  BEQ |L0.48|
  LDR r4,[r1,#4]!
  ADD r12,r0,#4
  ADD r4,r4,r3
  STR r4,[r0,#4]
  MOV r0,r12
|L0.48|
  LSRS r2,r2,#1
  BEQ |L0.96|
|L0.56|
  LDR r12,[r1,#4]
  SUBS r2,r2,#1
  ADD r12,r12,r3
  STR r12,[r0,#4]
  ADD r12,r0,#8
  LDR r4,[r1,#8]!
  ADD r4,r4,r3
  STR r4,[r0,#8]
  MOV r0,r12
  BNE |L0.56|
```
Optimized using knowledge of array size

In this example, the for loop iteration bound is set to \((n\&-3)\). This tells the compiler that the size of array \(pa\) is a multiple of 4.

Example 2-8 Optimized using knowledge of array size

```c
void add_int (int *pa, int * pb, unsigned int n, int x)
{
    unsigned int i;
    for(i = 0; i < (n&~3); i++)
        pa[i] = pb[i] + x;
}
```

Compile the code with the following options:

```
armcc --cpu=Cortex-A8 -O3 -Otime
```

Example 2-9 Resulting assembly language

```
add_int
    BICS    r12,r12,#3
    BXEQ    lr
    LSR     r2,r2,#2
    SUB     r1,r1,#4
    SUB     r0,r0,#4
    LSL     r2,r2,#1
    PUSH    {r4}
    LDR     r12,[r1,#4]
    SUBS    r2,r2,#1
    ADD     r12,r12,#3
    STR     r12,[r0,#4]
    ADD     r12,r0,#8
    LDR     r4,[r1,#8]!
    ADD     r4,r4,r3
    STR     r4,[r0,#8]
    MOV     r0,r12
    BNE    |L0.28|
    POP    {r4}
    BX     lr
```
Optimized using auto-vectorize and knowledge of array size

In this example, the compiler option --vectorize causes the compiler to use the NEON instructions VLD1, VADD, and VST1.

Example 2-10 Optimized using auto-vectorize and knowledge of array size

```c
void add_int (int *pa, int * pb, unsigned int n, int x)
{
  unsigned int i;
  for(i = 0; i < (n&~3); i++)
    pa[i] = pb[i] + x;
}
```

Compile the code with the following options:

```
armcc --cpu=Cortex-A8 -O3 -Otime --vectorize
```

Example 2-11 Resulting assembly language

```
add_int
PUSH r4,r5
SUB r4,r0,r1
ASR r12,r4,#2
CMP r12,#0
BLE |L0.32|
BIC r12,r2,#3
CMP r12,r4,ASR #2
BHI |L0.76|
|L0.32|
BICS r12,r2,#3
BEQ |L0.68|
VDUP.32 q1,r3
LSR r2,r2,#2
|L0.48|
VLD1.32 \{d0,d1\},[r1]!
SUBS r2,r2,#1
VADD.I32 q0,q0,q1
VST1.32 \{do,d1\},[r0]!
BNE |L0.48|
|L0.68|
POP \{r4,r5\}
BX 1r
|L0.76|
BIC r2,r2,#3
CMP r2,#0
BEQ |L0.68|
MOV r2,#0
BLS |L0.68|
|L0.96|
LDR r4,[r11,r2,LSL #2]
ADD r5,r0,r2,LSL #2
ADD r4,r4,r3
STR r4,[r0,r2,LSL #2]
ADD r4,r1,r2,LSL #2
ADD r2,r2,#2
LDR r4,[r4,#4]
CMP r12,r2
```
Optimized using the restrict keyword

In this example, the array pointers pa and pb use the keyword restrict.

Example 2-12 Optimized using the restrict keyword

```c
void add_int (int* restrict pa, int* restrict pb, unsigned int n, int x)
{
    unsigned int i;
    for(i = 0; i < (n&~3); i++)
        pa[i] = pb[i] + x;
}
```

Compile the code with the following options:

```
armcc --cpu=Cortex-A8 -O3 -Otime --vectorize
```

Example 2-13 Resulting assembly language

```assembly
add_int PROC
    BICS r12,r2,#3
    BEQ |L0.36|
    VDUP.32 q1,r3
    LSR r2,r3,#2
    |L0.16|
    VLD1.32 {d0, d1}, [r1]!
    SUBS r2,r2,#1
    VADD.I32 q0,q0,q1
    VST1.32 {d0,d1},[r0]!
    BNE |L0.16|
    |L0.36|
    BX lr
```

ADD r4,r4,r3
STR r4,[r5,#4]
BHI |L0.96|
POP {r4,r5}
BX lr
2.4 NEON assembler and ABI restrictions

For very high performance, hand-coded NEON assembler is the best approach for experienced programmers. Both GNU assembler (gas) and ARM Compiler toolchain assembler (armasm) support assembly of NEON instructions. When writing assembler functions, you must be aware of the ARM EABI which defines how registers can be used. The ARM Embedded Application Binary Interface (EABI) specifies which registers are used to pass parameters, return results, or must be preserved. This specifies the use of 32 D registers in addition to the ARM core registers and is summarized in Table 2-2.

<table>
<thead>
<tr>
<th>D0-D7</th>
<th>Argument registers and return register. If the subroutine does not have arguments or return values, then the value in these registers might be uninitialized.</th>
</tr>
</thead>
<tbody>
<tr>
<td>D8-D15</td>
<td>callee-saved registers.</td>
</tr>
<tr>
<td>D16-D31</td>
<td>caller-saved registers.</td>
</tr>
</tbody>
</table>

Typically, data values are not actually passed to a NEON code subroutine, so the best order to use NEON registers is:
1. D0-D7
2. D16-D31
3. D8-D15 if they are saved.

Subroutines must preserve registers S16-S31 (D8-D15, Q4-Q7) before using them.

Registers S0-S15 (D0-D7, Q0-Q3) do not need to be preserved. They can be used for passing arguments or returning results in standard procedure-call variants.

Registers D16-D31 (Q8-Q15), do not need to be preserved.

The Procedure Call Standard specifies two ways in which floating-point parameters can be passed:

- For software floating point, they will be passed using ARM registers R0-R3 and on the stack, if required.
- An alternative, where floating-point hardware exists in the processor, is to pass parameters in the NEON registers.

2.4.1 Passing arguments in NEON and floating-point registers

This hardware floating point variant behaves in the following way:

Integer arguments are treated in exactly the same way as in softfp. So, if we consider the function f below, we see that the 32-bit value a will be passed to the function in R0, and because the value b must be passed in an even/odd register pair, it will go into R2/R3 and R1 is unused.

```c
void f(uint32_t a, uint64_t b)
    r0: a
    r1: unused
    r2: b[31:0]
    r3: b[63:32]
```

FP arguments fill D0-D7 (or S0-S15), independently of any integer arguments. This means that integer arguments can flow onto the stack and FP arguments will still be slotted into NEON registers (if there are enough available).
FP arguments are able to back-fill, so it's less common to get the unused slots that we see in integer arguments. Consider the following examples:

```c
void f(float a, double b)

d0:
    s0: a
    s1: unused
    d1: b
```

Here, b is aligned automatically by being assigned to d1 (which occupies the same physical registers as VFP s2/s3).

```c
void f(float a, double b, float c)

d0:
    s0: a
    s1: c
    d1: b
```

In this example, the compiler is able to place c into s1, so it does not need to be placed into s4.

In practice, this is implemented (and described) by using separate counters for s, d and q arguments, and the counters always point at the next available slot for that size. In the second FP example above, a is allocated first because it is first in the list, and it goes into first available s register, which is s0. Next, b is allocated into the first available d register, which is d1 because a is using part of d0. When c is allocated, the first available s register is s1. A subsequent double or single argument would go in d2 or s4, respectively.

There is a further case when filling NEON registers for arguments: when an argument must be spilled to the stack, no back-filling can occur, and stack slots are allocated in exactly the same way for further parameters as they are for integer arguments.

```c
void f(double a, double b, double c, double d, double e, double f, float g, double h, double i, float j)

d0: a
    d1: b
    d2: c
    d3: d
    d4: e
    d5: f
    d6:
    s12: g
    s13: unused
    d7: h
    *sp:    i
    *sp+8:  j
    *sp+12: unused (4 bytes of padding for 8-byte sp alignment)
```

Arguments a-f are allocated to d0-d5 as expected.

The single-precision g is allocated to s12, and h goes to d7.

The next argument, i, cannot fit in registers, so it is stored on the stack. (It would be interleaved with stacked integer arguments if there were any.) However, while s13 is still unused, j must go on the stack because we cannot back-fill to registers when FP arguments have hit the stack.

D and Q registers can also be used to hold vector data. This would not occur in typical C code.

No NEON registers are used for variadic procedures, that is, a procedure which does not have a fixed number of arguments. They are instead treated as in softfp, in that they are passed in ARM core registers (or the stack). Note that single-precision variadic arguments are converted to doubles, as in softfp.
2.5 NEON libraries

There is free open source software which makes use of NEON, for example:

- Ne10 library functions, the C interfaces to the functions provide assembler and NEON implementations. See http://projectne10.github.com/Ne10/.

- OpenMAX, a set of APIs for processing audio, video, and still images. It is part of a standard created by the Khronos group. There is a free ARM implementation of the OpenMAX DL layer for NEON. See http://www.khronos.org/openmax/.

- ffmpeg, a collection of codecs for many different audio and video standards under LGPL license at http://ffmpeg.org/.

- Eigen3, a linear algebra, matrix math C++ template library at eigen.tuxfamily.org/.

- Pixman, a 2D graphics library (part of Cairo graphics) at http://pixman.org/.

- x264, a rights-free GPL H.264 video encoder at http://www.videolan.org/developers/x264.html.

2.6 Intrinsic

NEON C/C++ intrinsics are available in armcc, GCC/g++, and llvm. They use the same syntax, so source code that uses intrinsics can be compiled by any of these compilers. They are described in more detail in Chapter 4 NEON Intrinsics.

NEON intrinsics provide a way to write NEON code that is easier to maintain than assembler code, while still enabling control of the generated NEON instructions.

The intrinsics use new data types that correspond to the D and Q NEON registers. The data types enable creation of C variables that map directly onto NEON registers.

NEON intrinsics are written like a function call that uses these variables as arguments or return values. However, the compiler directly converts the intrinsics to NEON instructions instead of performing a subroutine call.

NEON intrinsics provide low-level access to NEON instructions. The compiler does some of the hard work normally associated with writing assembly language, such as:

- Register allocation.
- Code scheduling, or re-ordering instructions to get highest performance. The C compilers are aware of which processor is being targeted, and they can reorder code to ensure the minimum number of stalls.

The main disadvantage with intrinsics is that it is not possible to get the compiler to output exactly the code you want, so there is still some possibility of improvement when moving to NEON assembler code. See Vector data types for NEON intrinsics on page 4-3 for more information on vector data types.
2.7 Detecting presence of a NEON unit

As the NEON unit can be omitted from a processor implementation, it might be necessary to test for its presence.

2.7.1 Build-time NEON unit detection

This is the easiest way to detect presence of a NEON unit. In ARM Compiler toolchain (armcc) v4.0 and later, or GCC, the predefined macro __ARM_NEON__ is defined when a suitable set of processor and FPU options is provided to the compiler. The armasm equivalent predefined macro is TARGET_FEATURE_NEON.

This could be used for a C source file which has optimized code for systems with a NEON unit and systems without a NEON unit.

2.7.2 Run-time NEON unit detection

To detect the NEON unit at run-time requires help from the operating system. This is because the ARM architecture intentionally does not expose processor capabilities to user-mode applications. See Enabling the NEON unit in a Linux custom kernel on page 2-5.

Under Linux, /proc/cpuinfo contains this information in human-readable form.

On Tegra2 (a dual-core Cortex-A9 processor with FPU), cat /proc/cpuinfo reports:

```
... Features    : swp half thumb fastmult vfp edsp thumbee vfpv3 vfpv3d16...
...
```

An ARM quad-core Cortex-A9 processor with NEON unit gives a different result:

```
... Features        : swp half thumb fastmult vfp edsp thumbee neon vfpv3...
...
```

As the /proc/cpuinfo output is text based, it is often preferred to look at the auxiliary vector /proc/self/auxv. This contains the kernel hwcap in a binary format. The /proc/self/auxv file can be easily searched for the AT_HWCAP record, to check for the HWCAP_NEON bit (4096).

Some Linux distributions (for example, Ubuntu 09.10, or later) take advantage of the NEON unit transparently. The ld.so linker script is modified to read the hwcap via glibc, and add an additional search path for NEON-enabled shared libraries. In the case of Ubuntu, a new search path /lib/neon/vfp contains NEON-optimized versions of libraries from /lib.

Note

See also Enabling the NEON unit in bare-metal applications on page 2-4.
2.8 Writing code to imply SIMD

The following sections describes how to write code that helps the vectorizing compiler identify where to make optimizations:

- Writing loops to imply SIMD.
- Tell the compiler where to unroll inner loops.
- Write structures to imply SIMD on page 2-23.

2.8.1 Writing loops to imply SIMD

When data is stored in structures, it is good practice to write loops to use all the contents of the structure simultaneously. This exploits the cache better.

Splitting processing into three separate loops might have been done for a machine with very few working registers:

```c
for (...) { outbuffer[i].r = ....; }
for (...) { outbuffer[i].g = ....; }
for (...) { outbuffer[i].b = ....; }
```

A simple rewrite to combine the loops into a single loop gives better results on processors with caches. This also allows the vectorizing compiler to access each part of the structure and vectorize the loop:

```c
for (...)
{
    outbuffer[i].r = ....;
    outbuffer[i].g = ....;
    outbuffer[i].b = ....;
}
```

2.8.2 Tell the compiler where to unroll inner loops

For armcc, you can use the statement:

```c
#pragma unroll (n)
```

before a for statement to ask the compiler to unroll loops a certain number of times. You can use this to indicate to the compiler that the internal loops can be unrolled, which might enable the compiler to vectorize an outer loop in more complex algorithms.

Other compilers might have different options to unroll inner loops.
2.8.3 Write structures to imply SIMD

The compiler only tries to vectorize load operations that use all data items from the structure. In some cases structures are padded to maintain alignment. Example 2-15 shows a pixel structure with a padding of 1 byte to align each pixel to a 32-bit word. The compiler does not try to vectorize loads of this structure because of the unused byte. The NEON load instructions can load unaligned structures. Hence in this case, removing the padding is preferable so that the compiler can vectorize the loads.

Example 2-14 Structure with padding

```c
struct aligned_pixel
{
    char r;
    char g;
    char b;
    char not_used; /* Padding used to keep r aligned to a 32-bit word */
}screen[10];
```

NEON structure load instructions require that all items in the structure are the same length. Therefore the compiler will not attempt to vectorize the code in Example 2-15.

Example 2-15 Structure with different size elements

```c
struct pixel
{
    char r;
    short g; /* Green channel contains more information */
    char b;
}screen[10];
```

If g must be held with higher precision, consider widening the other elements to allow vectorizable loads.
2.9 GCC command line options

GCC’s command line options for ARM processors were originally designed many years ago when the architecture was simpler than it is today. As the architecture has evolved, the options that the compiler requires to generate the best code have also changed. Attempts have been made to ensure that existing sets of options do not change their meaning. This means that the compiler now requires a complex set of options to generate the best code for Cortex-A processors. The main options to use to tell the compiler about the processor you are using are -mcpu, -mfpu, and -mfloat-abi.

2.9.1 Option to specify the CPU

When you compile a file, the compiler must know what processor you want the code to run on. The primary option for doing this is -mcpu=cpu-name, where cpu-name is the name of the processor in lower case. For example, for Cortex-A9 the option is -mcpu=cortex-a9. GCC supports the Cortex-A processors in Table 2-3.

<table>
<thead>
<tr>
<th>CPU</th>
<th>option</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cortex-A5</td>
<td>-mcpu=cortex-a5</td>
</tr>
<tr>
<td>Cortex-A7</td>
<td>-mcpu=cortex-a7</td>
</tr>
<tr>
<td>Cortex-A8</td>
<td>-mcpu=cortex-a8</td>
</tr>
<tr>
<td>Cortex-A9</td>
<td>-mcpu=cortex-a9</td>
</tr>
<tr>
<td>Cortex-A15</td>
<td>-mcpu=cortex-a15</td>
</tr>
</tbody>
</table>

If your version of GCC does not recognize any of the cores in the table, then it might be too old and you should consider upgrading. If you do not specify the processor to use, GCC will use its built-in default. The default can vary depending on how the compiler was originally built and the generated code might not execute or might execute slowly on the CPU that you have.

2.9.2 Option to specify the FPU

Almost all Cortex-A processors come with a floating-point unit and most also have a NEON unit. However, the precise set of instructions available depends on the processor’s Floating-Point Unit (FPU).

GCC requires a separate option, -mfpu, to specify this. It does not try to determine the FPU from the -mcpu option. The -mfpu option controls what floating-point and SIMD instructions are available.

The recommended choices for each CPU are given in Table 2-4.

<table>
<thead>
<tr>
<th>Processor</th>
<th>FP only</th>
<th>FP + SIMD</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cortex-A5</td>
<td>-mfpu=vfpv3-fp16</td>
<td>-mfpu=neon-fp16</td>
</tr>
<tr>
<td></td>
<td>-mfpu=vfpv3-d16-fp16</td>
<td></td>
</tr>
<tr>
<td>Cortex-A7</td>
<td>-mfpu=vfpv4</td>
<td>-mfpu=neon-vfpv4</td>
</tr>
<tr>
<td></td>
<td>-mfpu=vfpv4-d16</td>
<td></td>
</tr>
</tbody>
</table>
VFPv3 and VFPv4 implementations provide 32 double-precision registers. However, when NEON unit is not present, the top sixteen registers (D16-D31) become optional. This is shown by the `-d16` in the option name, which means that the top sixteen D registers are not available, see *VFP views of the NEON and floating-point register file* on page 2-6. The fp16 component of the option name specifies the presence of half-precision (16-bit) floating-point load, store and conversion instructions. This is an extension to VFPv3 but is also available in all VFPv4 implementations.

### 2.9.3 Option to enable use of NEON and floating-point instructions

GCC only uses floating-point and NEON instructions if it is explicitly told that it is safe to do so. The option to control this is `-mfloat-abi`.

#### Note

`-mfloat-abi` can also change the ABI that the compiler conforms to.

The option `-mfloat-abi` takes three possible options:

- `-mfloat-abi=soft`  
  Does not use any FPU and NEON instructions. Uses only the core register set. Emulates all floating-point operations using library calls.

- `-mfloat-abi=softfp`  
  Uses the same calling conventions as `-mfloat-abi=soft`, but uses floating-point and NEON instructions as appropriate. Applications compiled with this option can be linked with a soft float library. If the relevant hardware instructions are available, then you can use this option to improve the performance of code and still have the code conform to a soft-float environment.

- `-mfloat-abi=hard`  
  Uses the floating-point and NEON instructions as appropriate and also changes the ABI calling conventions in order to generate more efficient function calls. Floating-point and vector types can be passed between functions in the NEON registers which significantly reduces the amount of copying. This also means that fewer calls are need to pass arguments on the stack.

The correct option to use for `-mfloat-abi` depends on your target system. For a platform targeted compiler, the default option is usually the correct and best option to use. Ubuntu 12.04 uses `-mfloat-abi=hard` by default. For more information on the ABI for the ARM Architecture, see the *Procedure Call Standard for the ARM Architecture*, http://infocenter.arm.com/help/topic/com.arm.doc.ihi0042e/index.html.
2.9.4 Vectorizing floating-point operations

The NEON architecture contains operations that work on both integer and floating-point data types.

GCC has a powerful auto-vectorizing unit to detect when it is appropriate to use the vector engine to optimize the code and improve performance. However, the compiler might not vectorize the code when you expect it to. There are various reasons for this:

- Optimization level for the vectorizer
- IEEE compliance.

Optimization level for the vectorizer

The vectorizer is only enabled by default at the optimization level of \(-O3\). There are options to enable the vectorizer for other levels of optimization. See the GCC documentation for these options.

IEEE compliance

Floating-point operations in the NEON unit use the IEEE single-precision format for holding normal operating range values. To minimize the amount of power needed by the NEON unit and to maximize performance, the NEON unit does not fully comply to the IEEE standard if the inputs or the results are denormal or NaN values, which are outside the normal operating range.

GCC’s default configuration is to generate code that strictly conforms to the rules for IEEE floating-point arithmetic. Hence even with the vectorizer enabled, GCC does not use NEON instructions to vectorize floating-point code by default.

GCC provides a number of command-line options to precisely control which level of adherence to the IEEE standard is required. In most cases, it is safe to use the option \(-ffast-math\) to relax the rules and enable vectorization. Alternatively you can use the option \(-f\text{ast}\) on GCC 4.6 or later to achieve the same effect. It switches on \(-O3\) and a number of other optimizations to get the best performance from your code. To understand all the effects of using the \(-ffast-math\) option, see the GCC documentation.

Note

- NEON unit only supports vector operations on single-precision data.
- If your code uses floating-point data that is not in single-precision format, then vectorization might not work.
- You must also ensure that floating-point constants (literals) do not force the compiler to perform a calculation in double-precision. In C and C++ write \(1.0\) instead of \(1.0\) to ensure that the compiler uses single-precision format.
2.9.5 Example GCC command line usage for NEON code optimization

After you determine the target environment, you can use the GCC command line options for the target.

Example 2-16 is for a Cortex-A15 processor with a NEON unit where the operating system supports passing arguments in NEON registers. If there is floating-point code that manipulates arrays of data with the float data type, then you can specify the hard floating-point processing on the GCC command line:

```
arm-gcc -O3 -mcpu=cortex-a15 -mfpu=neon-vfpv4 -mfloat-abi=hard -ffast-math -o myprog.exe myprog.c
```

Example 2-17 is for a Cortex-A9 processor with a NEON unit, where the operating system supports passing arguments in NEON registers. If there is floating-point code then you can specify the hard floating-point processing on the GCC command line:

```
arm-gcc -O3 -mcpu=cortex-a9 -mfpu=neon-vfpv3-fp16 -mfloat-abi=hard -ffast-math -o myprog.exe myprog.c
```

Example 2-18 is for a Cortex-A7 processor without a NEON unit, where the operating system only supports passing arguments in ARM core registers but can support the use of the floating-point hardware for processing. If there is floating-point code, then you can specify the softfp floating-point processing on the GCC command line:

```
arm-gcc -O3 -mcpu=cortex-a7 -mfpu=vfpv4-d16 -mfloat-abi=softfp -ffast-math -o myprog2.exe myprog2.c
```

Example 2-19 is for a Cortex-A8 processor operating in an environment where the NEON registers cannot be used. This might be because the code is in the middle of an interrupt handler and the floating-point context is reserved for USER state. In this case, you can specify the soft floating-point processing on the GCC command line:

```
arm-gcc -O3 -mcpu=cortex-a8 -mfloat-abi=soft -c -o myfile.o myfile.c
```
2.9.6 GCC information dump

If you want more information about what GCC is doing, use the options `-fdump-tree-vect` and `-ftree-vectorizer-verbose=level` where `level` is a number in the range of 1 to 9. Lower values output less information. These options control the amount of information that is generated. While most of the information this generates is only of interest to compiler developers, you might find hints in the output that explain why your code is not being vectorized as expected.
Chapter 3
NEON Instruction Set Architecture

This chapter describes the NEON instruction set syntax. It contains the following topics:

- *Introduction to the NEON instruction syntax* on page 3-2.
- *Instruction syntax* on page 3-4.
- *Specifying data types* on page 3-8.
- *Packing and unpacking data* on page 3-9.
- *Alignment* on page 3-10.
- *Saturation arithmetic* on page 3-11.
- *Floating-point operations* on page 3-12.
- *Shift operations* on page 3-14.
- *Polynomials* on page 3-17.
- *Instructions to permute vectors* on page 3-19.
3.1 Introduction to the NEON instruction syntax

NEON instructions (and VFP instructions) all begin with the letter V.

Instructions are generally able to operate on different data types. The type is specified in the instruction encoding. The size is indicated with a suffix to the instruction. The number of elements is indicated by the specified register size.

For example, for the instruction

\[
\text{VADD.I8 D0, D1, D2}
\]

- **VADD** indicates a NEON ADD operation.
- The I8 suffix indicates that 8-bit integers are to be added.
- D0, D1 and D2 specify the 64-bit registers used (D0 for the result destination, D1 and D2 for the operands).

This instruction therefore performs eight additions in parallel as there are eight 8-bit lanes in a 64-bit register.

There are operations which have different size registers for input and output.

\[
\text{VMULL.S16 Q2, D8, D9}
\]

This instruction performs four 16-bit multiplies of signed data packed in D8 and D9 and produces four signed 32-bit results packed into Q2.

The **VCVT** instruction converts elements between single-precision floating-point and 32-bit integer, fixed-point and half-precision floating-point (if implemented).

The NEON instruction set includes instructions to load or store individual or multiple values to a register. In addition, there are instructions which can transfer blocks of data between multiple registers and memory. It is also possible to interleave or de-interleave data during such multiple transfers. See Figure 5-1 on page 5-3 for a de-interleave example.

The NEON instruction set includes:
- addition operations
- pairwise addition, which adds adjacent vector elements together
- multiply operations with doubling and saturating options
- multiply and accumulate operations
- multiply and subtract operations
- shift left, right, and insert operations
- common logical operations (AND, OR, EOR, AND NOT, OR NOT)
- operations to select minimum and maximum values
- operations to count leading zeros, count signed bits, and count set bits.

The NEON instruction set does not include:
- division operation (use VRECPE and VRECPS instead to perform Newton-Raphson iteration)
- square root operation (use VRSQRTE and VRSQRTS and multiply instead).

Because NEON instructions perform multiple operations, they cannot use the standard ALU flags for comparison instructions. Instead two elements can be compared, with the result of the comparison in the destination register. All bits of each lane in the destination register are set to 0 if the tested condition is false or 1 if the tested condition is true. This bit mask can then be used to control the data that subsequent instructions operate on. A number of different comparison operations are supported. There are bitwise select instructions which can be used in conjunction with these bit masks.
Some NEON instructions act on scalars together with vectors. Like the vectors, the scalars can be 8-bit, 16-bit, 32-bit, or 64-bit in size. Instructions which use scalars can access any element in the register file, although there are differences for multiply instructions. The instruction uses an index into a doubleword vector to specify the scalar value. Multiply instructions only support 16-bit or 32-bit scalars, and can only access the first 32 scalars in the register file (that is, D0-D7 for 16-bit scalars or D0-D15 for 32-bit scalars).

There are a number of different instructions to move data between registers, or between elements. It is also possible for instructions to swap or duplicate registers, to perform reversal, matrix transposition and extract individual vector elements.
3.2 Instruction syntax

Instructions have the following general format:

V{<mod>}<op>{<shape>}{<cond>.<dt>} <dest1>{, <dest2>, <src1>{, <src2>}}

where:

- `<mod>` is a modifier:
  - Q (Saturating)
  - H (Halving)
  - D (Doubling)
  - R (Rounding).
  
  See Instruction modifiers on page 3-5.

- `<shape>` is a modifier:
  - L (Long)
  - W (Wide)
  - N (Narrow).
  
  See Instruction shape on page 3-5.

- `<cond>` Condition, used with IT instruction.

- `<op>` Operation (for example, ADD, SUB, MUL).

- `<src1>, <src2>`
  
  Source registers.
  
  Some instructions have an immediate value operand.

- `<dest1>, <dest2>`
  
  Destination registers.
  
  The destination might be a list of registers.

- `<dt>` Data type. See NEON data types on page 2-5.
3.2.1 Instruction modifiers

For certain instructions, you can specify a modifier which alters the behavior of the operation.

<table>
<thead>
<tr>
<th>Modifier</th>
<th>Action</th>
<th>Example</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>None</td>
<td>Basic operation</td>
<td>VADD.I16 Q0, Q1, Q2</td>
<td>The result is not modified</td>
</tr>
<tr>
<td>Q</td>
<td>Saturation</td>
<td>VQADD.S16 D0, D2, D3</td>
<td>Each element in the result vector is set to either the maximum or minimum if it exceeds the representable range. The range depends on the type (number of bits and sign) of the elements. The sticky QC bit in the FPSCR is set if saturation occurs in any lane.</td>
</tr>
<tr>
<td>H</td>
<td>Halved</td>
<td>VHADD.S16 Q0, Q1, Q4</td>
<td>Each element shifted right by one place (effectively a divide by two with truncation). VHADD can be used to calculate the mean of two inputs.</td>
</tr>
<tr>
<td>D</td>
<td>Doubled before saturation</td>
<td>VQDMULL.S16 Q0, D1, D3</td>
<td>This is commonly required when multiplying numbers in Q15 format, where an additional doubling is needed to get the result into the correct form.</td>
</tr>
<tr>
<td>R</td>
<td>Rounded</td>
<td>VRSUBHN.I16 D0, Q1, Q3</td>
<td>The instruction rounds the result to correct for the bias caused by truncation. This is equivalent to adding 0.5 to the result before truncating.</td>
</tr>
</tbody>
</table>

3.2.2 Instruction shape

The result and operand vectors have the same number of elements. However, the datatypes of the elements in the result can be different from the datatype of the elements in one or more operands. Hence, the register size of the result might also be different from the register size of one or more operands. This relationship in the register sizes is described by the shape. For certain instructions, you can specify a shape.

NEON data processing instructions are typically available in Normal, Long, Wide, Narrow and Saturating variants.

<table>
<thead>
<tr>
<th>Modifier</th>
<th>Action</th>
<th>Example</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>None specified</td>
<td></td>
<td></td>
<td>Long – L. Operands are the same width. Number of bits in each result element is double the number of bits in each operand element. Example: VADDL.S16 Q0, D2, D3</td>
</tr>
<tr>
<td>Narrow – N</td>
<td></td>
<td></td>
<td>Wide – W. Result and operand are twice the width of the second operand. Example: VADDW.I16 Q0, Q1, D4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Example: VADDHN.I16 D0, Q1, Q2</td>
</tr>
</tbody>
</table>
• **Normal** instructions can operate on any vector types, and produce result vectors of the same size, and usually the same type, as the operand vectors.

You can specify that the operands and result of a normal instruction must all be quadwords by appending a `Q` to the instruction mnemonic. If you do this, the assembler produces an error if the operands or result are not quadwords.

• **Long** instructions usually operate on doubleword vectors and produce a quadword vector. The result elements are twice the width of the operand elements. Long instructions are specified using an `L` appended to the instruction. Figure 3-1 shows an example long instruction, with input operands being promoted to quadwords before the operation.

![Figure 3-1 NEON long instructions](image)

• **Wide** instructions operate on a doubleword vector operand and a quadword vector operand, producing a quadword vector result. The result elements and the first operand are twice the width of the second operand elements. Wide instructions have a `W` appended to the instruction. Figure 3-2 shows this, with the input doubleword operands being promoted to quadwords before the operation.

![Figure 3-2 NEON wide instructions](image)
• *Narrow* instructions operate on quadword vector operands, and produce a doubleword vector. The result elements are half the width of the operand elements. Narrow instructions are specified using an `N` appended to the instruction. Figure 3-3 shows this.

![Figure 3-3 NEON narrow instructions](image-url)
3.3 Specifying data types

Some NEON instructions need to know more about the data type than others.

- Data movement/replication instructions
  - Do not need to know how to interpret the data, only need to know the size.
  - More specific data type can be specified if desired.
  - Not encoded in Opcode, not shown in disassembly.

- Standard addition
  - Must distinguish floating-point from integer but not signed/unsigned integer.
  - Signed or Unsigned can be specified if desired.

- Saturating instructions
  - Must distinguish sign/unsigned so the data type must be fully specified.

The datatype of the operand is specified in the instruction. Usually, only the data type of the second operand must be specified.

- Others are all inferred from the instruction shape, see Instruction shape on page 3-5.

Most instructions have a restricted range of permitted data types. However, the data type description is flexible:

- If the description specifies I, you can also use S or U data types
- If only the data size is specified, you can specify a type (I, S, U, P or F)
- If no data type is specified, you can specify a data type.

The F16 data type is only available on systems that implement the half-precision architecture extension and only applies to conversion.
3.4 Packing and unpacking data

For NEON instructions, multiple data elements are packed into a single register to allow a single instruction to operate on all the data elements in the register simultaneously.

Packed data is common but sometimes the required processing cannot be done on packed data with NEON instructions. The data must therefore be unpacked into registers.

One way to do this is to load the packed data, mask the desired part by clearing the unwanted bits, and shift the result left or right. This works, but is relatively inefficient.

There are NEON pack and unpack instructions which simplify conversion between packed and unpacked data. This enables sequences of packed data in memory to be loaded efficiently using word or doubleword loads, unpacked into separate register values, operated upon and then packed back into registers for efficient writing out to memory. See Figure 3-4.

Figure 3-4 Packing and unpacking of 16-bit data in 32-bit registers
3.5 Alignment

The NEON architecture provides full unaligned support for NEON data access. However, the instruction opcode contains an alignment hint which permits implementations to be faster when the address is aligned and a hint is specified. However, if the alignment is specified but the address is incorrectly aligned, a Data Abort occurs.

The base address specified as [<Rn>:<align>]

Note

It is a programming error to specify an alignment hint, and then to use an incorrectly aligned address.

An alignment hint can be one of :64, :128 or :256 bits depending on the number of D-registers.

VLD1.8     {D0},            [R1:64]
VLD1.8     {D0,D1},          [R4:128]!
VLD1.8     {D0,D1,D2,D3},    [R7:256], R2

Note

The ARM Architecture Reference Manual uses an “@” symbol to describe this, but this is not recommended in source code.

The GNU gas compiler will still accept [Rn;128] syntax (note the extra “;” before the colon) but [Rn:128] syntax is preferred.

This applies to both the Cortex-A8 and Cortex-A9 processors. For the Cortex-A8 processor, specifying 128-bit or greater alignment saves one cycle. For the Cortex-A9 processor, specifying 64-bit or greater alignment saves one cycle.
3.6 Saturation arithmetic

In *Instruction modifiers on page 3-5* we came across the Q modifier to indicate that the instruction carries out saturation arithmetic. This is a form of arithmetic in which the result of mathematical operations are limited to a predetermined maximum and minimum value. If the result of the function is greater than the maximum saturation value, it is set to the maximum value. If it is less than the minimum value, it is set to the minimum value.

For example, if the range of values is -10 to +10, the following operations produce the following values:

- $10 + 5 = 10$
- $10 \times 5 = 10$
- $5 - 30 = -10$
- $3 + 6 = 9$
- $3 \times 6 = 10$
- $6 - (3 \times 5) = -10$

Saturated arithmetic is used in applications such as digital signal processing, to avoid situations such as when audio signals exceed a maximum range.
3.7 Floating-point operations

NEON floating-point is not fully compliant with IEEE-754

Denormals are flushed to zero

Rounding is fixed to round-to-nearest except for conversion operations

Single precision arithmetic (.F32) only

Separate (scalar) floating-point instructions.

3.7.1 Floating-point exceptions

In the description of instructions that can cause floating-point exceptions, there is a subsection listing the exceptions. If there is no Floating-point exceptions subsection in an instruction description, that instruction cannot cause any floating-point exception.
3.8 Flush-to-zero mode

Flush-to-zero mode replaces denormalized numbers with 0. This does not comply with IEEE-754 arithmetic, but in some circumstances it can considerably improve performance.

In the NEON unit and in VFPv3, flush-to-zero preserves the sign bit. In VFPv2, flush-to-zero flushes to +0.

The NEON unit always uses flush-to-zero mode.

3.8.1 Denormals

The NEON unit is IEEE 754-1985 compliant, but only supports round-to-nearest rounding mode. This is the rounding mode used by most high-level languages, such as C and Java. Additionally, the NEON unit always treats denormals as zero.

In floating-point arithmetic, a denormal is a floating-point number which has a leading zero in the significand. This means a number with a very small magnitude where the mantissa is in the form \(0.m_1m_2m_3m_4...m_{p-1}m_p\) and the exponent is the minimum possible exponent. \(m\) is a significant digit 0 or 1, and \(p\) is the precision.

3.8.2 The effects of using flush-to-zero mode

With certain exceptions, flush-to-zero mode has the following effects on floating-point operations:

- A denormalized number is treated as 0 when used as an input to a floating-point operation. The source register is not altered.
- If the result of a single-precision floating-point operation, before rounding, is in the range \(-2^{-126}\) to \(+2^{-126}\), it is replaced by 0.
- If the result of a double-precision floating-point operation, before rounding, is in the range \(-2^{-1022}\) to \(+2^{-1022}\), it is replaced by 0.

An inexact exception occurs whenever a denormalized number is used as an operand, or a result is flushed to zero. Underflow exceptions do not occur in flush-to-zero mode.

3.8.3 Operations not affected by flush-to-zero mode

The following NEON operations can be carried out on denormalized numbers even in flush-to-zero mode, without flushing the results to zero:

- copy, absolute value, and negate (VMOV, VMVN, V\{Q\}ABS, and V\{Q\}NEG)
- duplicate (VDUP)
- swap (VSWP)
- load and store (VLDR and VSTR)
- load multiple and store multiple (VLDM and VSTM)
- transfer between NEON registers and ARM general-purpose registers (VMOV).
3.9 Shift operations

This section introduces the NEON shift operations, and shows how they can be used to convert image data between commonly used color depths.

The powerful range of shift instructions provided by the NEON instruction set enable:

- Quick division and multiplication of vectors by powers of two, with rounding and saturation.
- Shift and copy of bits from one vector to another.
- Interim calculations at high precision and accumulation of results at a lower precision.

3.9.1 Shifting vectors

A NEON shift operation is very similar to shifts in scalar ARM code. The shift moves the bits in each element of a vector left or right. Bits that fall of the left or right of each element are discarded; they are not shifted to adjacent elements.

The amount to shift can be specified with a literal encoded in the instruction, or with an additional shift vector. When using a shift vector, the shift applied to each element of the input vector depends on the value of the corresponding element in the shift vector. The elements in the shift vector are treated as signed values, so left, right and zero shifts are possible, on a per-element basis.

A right shift operating on a vector of signed elements, indicated by the type attached to the instruction, will sign extend each element. This is the equivalent of an arithmetic shift in ARM code. Shifts applied to unsigned vectors do not sign extend.
3.9.2 Shifting and inserting

NEON shift with insertion operations provide a way to combine bits from two vectors. For example, shift left and insert (VSLI) shifts each element of the source vector left. The new bits inserted at the right of each element are the corresponding bits from the destination vector.

![Diagram showing VSLI operation]

3.9.3 Shifting and accumulating

There are NEON instructions to shift the elements of a vector right, and accumulate the results into another vector. This is useful for situations in which interim calculations are made at a high precision, before the result is combined with a lower precision accumulator.

3.9.4 Instruction modifiers

Each shift instruction can take one or more modifiers. These modifiers do not change the shift operation itself, but the inputs or outputs are adjusted to remove bias or saturate to a range. There are five modifiers for shift instructions:

- Rounding, denoted by R
- Narrow, denoted by N
- Long, denoted by L
- Saturating, denoted by Q
- Unsigned Saturating, denoted by a Q prefix and U suffix. This is similar to the saturation modifier, but the result is saturated to an unsigned range when given signed or unsigned inputs.

Some combinations of these modifiers do not describe useful operations, and so there is no NEON instruction for them. For example, a saturating shift right (which would be called VQSHR) is unnecessary, as right shifting makes results smaller, and so the value cannot exceed the available range.
3.9.5 Table of shifts available

All of the NEON shift instructions are shown in the table below. They are arranged according to the modifiers mentioned earlier. If you are still unsure about what the modifier letters mean, use Table 3-3, Table 3-4, and Table 3-5 to select the instruction you need. In the table, Imm is shown for shifts by an immediate value. Reg is shown for shifts where a register specifies the shift amount.

Table 3-3 NEON non-saturating shift operations

<table>
<thead>
<tr>
<th></th>
<th>Not rounding</th>
<th>Rounding</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Default</td>
<td>Long</td>
</tr>
<tr>
<td>Left (Imm)</td>
<td>VSHL</td>
<td>VSHLL</td>
</tr>
<tr>
<td>Left (Reg)</td>
<td>VSHL</td>
<td>VRSHL</td>
</tr>
<tr>
<td>Right (Imm)</td>
<td>VSHR</td>
<td>VSHRN</td>
</tr>
<tr>
<td>Left insert (Imm)</td>
<td>VSLI</td>
<td></td>
</tr>
<tr>
<td>Right insert (Imm)</td>
<td>VSRI</td>
<td></td>
</tr>
<tr>
<td>Right accumulate (imm)</td>
<td>VSRA</td>
<td>VRSRA</td>
</tr>
</tbody>
</table>

Table 3-4 NEON saturating shift operations

<table>
<thead>
<tr>
<th></th>
<th>Not rounding</th>
<th>Rounding</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Default</td>
<td>Long</td>
</tr>
<tr>
<td>Left (Imm)</td>
<td>VQSHL</td>
<td></td>
</tr>
<tr>
<td>Left (Reg)</td>
<td>VQSHL</td>
<td>VQRSHL</td>
</tr>
<tr>
<td>Right (Imm)</td>
<td>VQSHRN</td>
<td>VQRSHRN</td>
</tr>
</tbody>
</table>

Table 3-5 NEON unsigned saturating shift operations

<table>
<thead>
<tr>
<th></th>
<th>Not rounding</th>
<th>Rounding</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Default</td>
<td>Long</td>
</tr>
<tr>
<td>Left (Imm)</td>
<td>VQSHLU</td>
<td></td>
</tr>
<tr>
<td>Left (Reg)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Right (Imm)</td>
<td>VQSHRUN</td>
<td>VQRSHRUN</td>
</tr>
</tbody>
</table>
3.10 Polynomials

A polynomial is an expression made from sum of powers in any variable, where each summand has a coefficient. An example of a polynomial in the variable \( x \) is \( a_2x^2 + a_1x + a_0 \).

You can use the datatypes P8 (8-bit polynomial) and P16 (16-bit polynomial) to represent a polynomial if it is over a field \{0,1\}. A polynomial over field \{0,1\} is one where the coefficients are either 0 or 1. You cannot use NEON polynomial arithmetic for polynomials whose coefficients are not 0 or 1.

If \( f \) is one such polynomial, then using the 8 bits in the P8 datatype, \( f \) can be represented as the sequence of the coefficients \( \{a_7,a_6,a_5,a_4,a_3,a_2,a_1,a_0\} \), where \( a_n \) is either 0 or 1. Alternatively, you can use the P16 datatype to represent \( f \) as the sequence \( \{a_{15},a_{14},a_{13},a_{12},a_{11},a_{10},a_9,a_8,a_7,a_6,a_5,a_4,a_3,a_2,a_1,a_0\} \).

Each 8-bit or 16-bit lane in a D or Q NEON register thus contains a sequence of coefficients for a polynomial like \( f \).

Note
You can visualize the polynomial sequence of 1s and 0s as an 8-bit or 16-bit unsigned value. However, polynomial arithmetic is different from conventional arithmetic and yields different results.

3.10.1 Polynomial arithmetic over \{0,1\}

Polynomial arithmetic is useful when implementing certain cryptography or data integrity algorithms.

The polynomial coefficients 0 and 1 are manipulated using the rules of Boolean arithmetic:

- \( 0 + 0 = 1 + 1 = 0 \)
- \( 0 + 1 = 1 + 0 = 1 \)
- \( 0 * 0 = 0 * 1 = 1 * 0 = 0 \)
- \( 1 * 1 = 1 \)

Adding two polynomials over \{0,1\} is the same as a bitwise exclusive OR. Polynomial additional thus results in different values to a conventional addition.

Multiplying two polynomials over \{0,1\} involves first determining the partial products as done in conventional multiply, then the partial products are exclusive ORed instead of being added conventionally. Polynomial multiplication results in different values to conventional multiplication because it requires polynomial addition of the partial products.

The polynomial type is to help with anything that must use power-of-two finite fields or simple polynomials. Normal ARM integer code would typically use a lookup table for finite field arithmetic, but large lookup tables cannot be vectorized. Polynomial operations are hard to synthesize out of other operations, so it is useful having a basic multiply operation (add is EOR) out of which larger multiplies or other operations can be synthesized.

Applications of polynomial arithmetic include:
- error correction such as Reed Solomon codes
- Cycle Redundancy Checking (CRC)
- elliptic curve cryptography.
Field operations typically use a polynomial multiply + mod, but this can be reduced to just multiplies using the Montgomery reduction method.

3.10.2 NEON instructions that can perform polynomial arithmetic

There are several NEON instructions that operate on the polynomial data types P8 and P16. The multiply instruction is the only type of instruction where having a polynomial data type changes the behavior from conventional multiply to polynomial multiply. VMUL and VMULL are the only two multiply instructions that can perform the polynomial multiplication when a polynomial datatype is used.

The VADD instruction performs conventional addition and cannot be used to perform polynomial addition. Polynomial addition is exactly the same as a bitwise exclusive OR, so for polynomial addition, you must use the VEOR instruction.

However, the VEOR intrinsic does not accept the polynomial data types P8 and P16. Hence, when using intrinsics, you must reinterpret the data type from P8 or P16 to one of the types that are accepted by the VEOR intrinsic. Use the NEON intrinsic vreinterpret for this, see VREINTERPRET on page D-3.

3.10.3 Difference between polynomial multiply and conventional multiply

Polynomial add behaves as a bitwise exclusive OR (carry-less addition) rather than as a conventional add (addition with carry). This results in differences in polynomial multiply, even though polynomial multiply on individual bits is same as conventional multiply on individual bits. The partial products have to be exclusive ORed rather than being added conventionally. In some systems this is known as carry-less multiply.

The example shows a multiplication of 3 by 3 in conventional arithmetic. The multiply is shown in binary to highlight the difference. The result of the multiplication is b01001, which is 9, as expected for the conventional multiply.

```
011  
X 011  
------
011 conventional multiply rules apply here on individual bits  
+ 011  
+000  
------
01001 conventional addition of partial products,  
which involves carry when adding 1+1
```

The next example shows a multiplication of 3 by 3 in polynomial arithmetic. The multiply is shown in binary to highlight the difference. When operating on bit values, polynomial multiply is same as conventional multiply, and polynomial addition of partial products is an exclusive OR. The result of the polynomial multiplication is b00101, which is equal to 5.

```
011  
X 011  
------
011 conventional multiply rules apply here on individual bits  
+ 011  
+000  
------
00101 bitwise exclusive OR of partial products  
results in carry-less addition of 1+1
```
3.11 Instructions to permute vectors

Permutations, or changing the order of the elements in a vector, are sometimes required in vector processing when the available arithmetic instructions do not match the format of the data in registers. They select individual elements, from either one register, or across multiple registers, to form a new vector that better matches the NEON instructions that the processor provides.

Permutation instructions are similar to move instructions, in that they are used to prepare or rearrange data, rather than modify the data values. Good algorithm design might remove the need to rearrange data. Hence consider whether the permutation instructions are necessary in your code.

Reducing the need for move and permute instructions is often a good way to optimize code.

3.11.1 Alternatives

There are a number of ways to avoid unnecessary permutations:

- Rearrange your input data. It often costs nothing to store your data in a more appropriate format, avoiding the need to permute on load and store. However, consider data locality, and its effect on cache performance before changing your data structures.

- Redesign your algorithm. A different algorithm might be available that uses a similar number of processing steps, but handled data in a different format.

- Modify the previous processing stage. A small change to an earlier processing stage, adjusting the way in which data is stored to memory, can reduce or eliminate the need for permutation operations.

- Use interleaving loads and stores. Load and store instructions have the ability to interleave and de-interleave. If this does not completely eliminate the need to permute, it might reduce the number of additional instructions you need.

- Combine approaches. Using more than one of these techniques can be still be more efficient than additional permutation instructions.

If you have considered all of these, but none put your data in a more suitable format, you must use the permutation instructions.

3.11.2 Instructions

There are a range of NEON permutation instructions from simple reversals to arbitrary vector reconstruction. Simple permutations can be achieved using instructions that take a single cycle to issue, whereas the more complex operations are multiple cycle, and might require additional registers to be set up. As always, check your processor's Technical Reference Manual for performance details.

VMOV and VSWP: Move and Swap

VMOV and VSWP are the simplest permute instructions, copying the contents of an entire register to another, or swapping the values in a pair of registers.

Although you might not regard them as permute instructions, they can be used to change the values in the two D registers that make up a Q register. For example, VSWP d0, d1 swaps the most and least-significant 64-bits of q0.
VREV: Reverse

VREV reverses the order of 8-bit, 16-bit or 32-bit elements within a vector. There are three variants.

VREV16 reverses each pair of 8-bit sub-elements making up 16-bit elements within a vector.

VREV32 reverses the four 8-bit or two 16-bit sub-elements making up 32-bit elements within a vector.

VREV64 reverses eight 8-bit, four 16-bit or two 32-bit elements in a vector.

Use VREV to reverse the endianness of data, rearrange color components or exchange channels of audio samples.

VEXT: Extract

VEXT extracts a new vector of bytes from a pair of existing vectors. The bytes in the new vector are from the top of the first operand, and the bottom of the second operand. This allows you to produce a new vector containing elements that straddle a pair of existing vectors.

VEXT can be used to implement a moving window on data from two vectors, useful in FIR filters. For permutation, it can also be used to simulate a byte-wise rotate operation, when using the same vector for both input operands.

VTRN: Transpose

VTRN transposes 8-bit, 16-bit, or 32-bit elements between a pair of vectors. It treats the elements of the vectors as 2x2 matrices, and transposes each matrix.

Use multiple VTRN instructions to transpose larger matrices. For example, a 4x4 matrix consisting of 16-bit elements can be transposed using three VTRN instructions.

This is the same operation performed by VLD4 and VST4 after loading, or before storing, vectors. As they require fewer instructions, try to use these structured memory access features in preference to a sequence of VTRN instructions, where possible.

VZIP and VUZP: Zip and Unzip

VZIP interleaves the 8-bit, 16-bit, or 32-bit elements of a pair of vectors. The operation is the same as that performed by VST2 before storing, so use VST2 rather than VZIP if you need to zip data immediately before writing back to memory.

VUZP is the inverse of VZIP, de-interleaving the 8-bit, 16-bit, or 32-bit elements of a pair of vectors. The operation is the same as that performed by VLD2 after loading from memory.

VTBL, VTBX: Table and Table Extend

VTBL constructs a new vector from a table of vectors and an index vector. It is a byte-wise table lookup operation.

The table consists of one to four adjacent D registers. Each byte in the index vector is used to index a byte in the table of vectors. The indexed value is inserted into the result vector at the position corresponding to the location of the original index in the index vector.

VTBL and VTBX differ in the way that out-of-range indexes are handled. If an index exceeds the length of the table, VTBL inserts zero at the corresponding position in the result vector, but VTBX leaves the value in the result vector unchanged.
If you use a single source vector as the table, VTBL allows you to implement an arbitrary permutation of a vector, at the expense of setting up an index register. If the operation is used in a loop, and the type of permutation doesn’t change, you can initialize the index register outside the loop, and remove the setup overhead.
Chapter 4
NEON Intrinsics

This chapter describes how the ARM compiler toolchain provides intrinsics to generate NEON code for all Cortex-A series processors in both ARM and Thumb state. It contains the following topics:

- Introduction on page 4-2.
- Vector data types for NEON intrinsics on page 4-3.
- Prototype of NEON Intrinsics on page 4-5.
- Using NEON intrinsics on page 4-6.
- Variables and constants in NEON code on page 4-8.
- Accessing vector types from C on page 4-9.
- Loading data from memory into vectors on page 4-10.
- Constructing a vector from a literal bit pattern on page 4-11.
- Constructing multiple vectors from interleaved memory on page 4-12.
- Loading a single lane of a vector from memory on page 4-13.
- Programming using NEON intrinsics on page 4-14.
- Instructions without an equivalent intrinsic on page 4-16.
4.1 Introduction

NEON intrinsics in the ARM compiler toolchain are a way to write NEON code that is more easily maintained than assembler, while still keeping control of which NEON instructions are generated.

NEON intrinsics are function calls that the compiler replaces with an appropriate NEON instruction or sequence of NEON instructions. You must however optimize your code to take full advantage of the speed increases offered by the NEON unit.

There are data types that correspond to NEON registers (both D-registers and Q-registers) containing different sized elements. These allows you to create C variables that map directly onto NEON registers. These variables are passed to NEON intrinsic functions. The compiler will generate NEON instructions directly instead of performing an actual subroutine call.

Intrinsic functions and data types, or intrinsics in the shortened form, provide access to low-level NEON functionality from C or C++ source code. Software can pass NEON vectors as function arguments or return values, and declare them as normal variables.

Intrinsics provide almost as much control as writing assembly language, but leave the allocation of registers to the compiler, so that you can focus on the algorithms. Also, the compiler can optimize the intrinsics like normal C or C++ code, replacing them with more efficient sequences if possible. It can also perform instruction scheduling to remove pipeline stalls for the specified target processor. This leads to more maintainable source code than using assembly language.

The NEON intrinsics are defined in the header file \texttt{arm_neon.h}. The header file also defines a set of vector types.

\textbf{Note}

There is no support for NEON instructions in architectures before ARMv7. When building for earlier architectures, or for ARMv7 architecture profiles that do not include a NEON unit, the compiler treats NEON intrinsics as ordinary function calls. This results in an error.
4.2 Vector data types for NEON intrinsics

NEON vector data types are named according to the following pattern:

\(<\text{type}>\times<\text{size}>\times<\text{number\_of\_lanes}>_t\)

For example:

- \(\text{int16x4}_t\) is a vector describes a vector of four 16-bit short int values.
- \(\text{float32x4}_t\) describes a vector of four 32-bit float values.

Table 4-1 lists the vector data types.

<table>
<thead>
<tr>
<th>64-bit type (D-register)</th>
<th>128-bit type (Q-register)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(\text{int8x8}_t)</td>
<td>(\text{int8x16}_t)</td>
</tr>
<tr>
<td>(\text{int16x4}_t)</td>
<td>(\text{int16x8}_t)</td>
</tr>
<tr>
<td>(\text{int32x2}_t)</td>
<td>(\text{int32x4}_t)</td>
</tr>
<tr>
<td>(\text{int64x1}_t)</td>
<td>(\text{int64x2}_t)</td>
</tr>
<tr>
<td>(\text{uint8x8}_t)</td>
<td>(\text{uint8x16}_t)</td>
</tr>
<tr>
<td>(\text{uint16x4}_t)</td>
<td>(\text{uint16x8}_t)</td>
</tr>
<tr>
<td>(\text{uint32x2}_t)</td>
<td>(\text{uint32x4}_t)</td>
</tr>
<tr>
<td>(\text{uint64x1}_t)</td>
<td>(\text{uint64x2}_t)</td>
</tr>
<tr>
<td>(\text{float16x4}_t)</td>
<td>(\text{float16x8}_t)</td>
</tr>
<tr>
<td>(\text{float32x2}_t)</td>
<td>(\text{float32x4}_t)</td>
</tr>
<tr>
<td>(\text{poly8x8}_t)</td>
<td>(\text{poly8x16}_t)</td>
</tr>
<tr>
<td>(\text{poly16x4}_t)</td>
<td>(\text{poly16x8}_t)</td>
</tr>
</tbody>
</table>

You can specify the input and output of intrinsics using one of these vector data types. Some intrinsics use an array of vector types. They combine two, three, or four of the same vector type:

\(<\text{type}>\times<\text{size}>\times<\text{number\_of\_lanes}>\times<\text{length\_of\_array}>_t\)

These types are ordinary C structures containing a single element named \(\text{val}\).

These types map the registers accessed by NEON load and store operations, which can load/store up to four registers with a single instruction. An example structure definition is:

```c
struct int16x4x2_t
{
    int16x4_t val[2];
} <var_name>;
```

These types are only used by loads, stores, transpose, interleave and de-interleave instructions; to perform operations on the actual data, select the element from the individual registers for example, \(<\text{var\_name}>\_\text{val}[0]\) and \(<\text{var\_name}>\_\text{val}[1]\).

There are array types defined for array lengths between 2 and 4, with any of the vector types listed in Table 4-1.
**Note**

The vector data types and arrays of the vector data types cannot be initialized by direct literal assignment. You can initialize them using one of the load intrinsics or using the `vcreate` intrinsic, see `VCREATE` on page D-166.
4.3 Prototype of NEON Intrinsics

The intrinsics use a naming scheme similar to the NEON unified assembler syntax:

<opname><flags>_<type>

An additional q flag is provided to specify that the intrinsic operates on 128-bit vectors.

For example:

- `vmul_s16`, multiplies two vectors of signed 16-bit values.
  
  This compiles to `VMUL.I16 d2, d0, d1`.

- `vaddl_u8`, is a long add of two 64-bit vectors containing unsigned 8-bit values, resulting in a 128-bit vector of unsigned 16-bit values.
  
  This compiles to `VADDL.U8 q1, d0, d1`.

Registers other than those specified in these examples might be used. the compiler might also perform optimization that in some way changes the instruction that the source code compiles to.

--- Note 

The NEON intrinsic function prototypes that use __fp16 are only available for targets that have the NEON half-precision VFP extension.

To enable use of __fp16, use the --fp16_format command-line option. See --fp16_format in the ARM Compiler toolchain Compiler Reference.
4.4 Using NEON intrinsics

The ARM Compiler toolchain defines the NEON intrinsics in a special header file called arm_neon.h. This also defines a set of vector data types shown in Table 4-1 on page 4-3.

Intrinsics are part of the ARM ABI, and are therefore portable between the ARM Compiler toolchain and GCC.

Intrinsics that use the ‘q’ suffix usually operate on Q registers. Intrinsics without the ‘q’ suffix usually operate on D registers but some of these intrinsics might use Q registers.

The examples below show different variants of the same intrinsic.

\[ \text{uint8x8_t vadd_u8(uint8x8_t a, uint8x8_t b);} \]

The intrinsic vadd_u8 does not have the ‘q’ suffix. In this case, the input and output vectors are 64-bit vectors, which use D registers.

\[ \text{uint8x16_t vaddq_u8(uint8x16_t a, uint8x16_t b);} \]

The intrinsic vaddq_u8 has the ‘q’ suffix, so the input and output vectors are 128-bit vectors, which use Q registers.

\[ \text{uint16x8_t vaddl_u8(uint8x8_t a, uint8x8_t b);} \]

The intrinsic vaddl_u8 does not have the ‘q’ suffix. In this case, the input vectors are 64-bit and output vector is 128-bit.

Some NEON intrinsics use the 32-bit ARM general-purpose registers as input argument to hold scalar values. For example intrinsics that extract a single value from a vector (vget_lane_u8), set a single lane of a vector (vset_lane_u8), create a vector from a literal value (vcreate_u8), and setting all lanes of a vector to the same literal value (vdup_n_u8).

The use of separate intrinsics for each type means that it is difficult to accidentally perform an operation on incompatible types because the compiler will keep track of which types are held in which registers.

The compiler can also reschedule program flow and use alternative faster instructions. There is no guarantee that the instructions that are generated will match the instructions implied by the intrinsic. This is especially useful when moving from one micro-architecture to another.

The code in Example 4-1 shows a short function that takes a four-lane vector of 32-bit unsigned integers as input parameter, and returns a vector where the values in all lanes have been doubled.

**Example 4-1 Add function using intrinsics**

```c
#include <arm_neon.h>
uint32x4_t double_elements(uint32x4_t input) {
    return(vaddq_u32(input, input));
}
```

Example 4-2 on page 4-7 shows the disassembled version of the code generated from Example 4-1, which was compiled for hard float ABI. The double_elements() function translates to a single NEON instruction and a return sequence.
Example 4-2 Compiled with hard float ABI

double_elements PROC
VADD.I32 q0,q0,q0
BX lr
ENDP

Example 4-3 shows the disassembly of the same example compiled for software linkage. In this situation, the code must copy the parameters from ARM general-purpose registers to a NEON register before use. After the calculation, it must copy the return value back from NEON registers to ARM general-purpose registers.

Example 4-3 Compiled with software linkage

double_elements PROC
VMOV d0,r0,r1
VMOV d1,r2,r3
VADD.I32 q0,q0,q0
VMOV r0,r1,d0
VMOV r2,r3,d1
BX lr
ENDP

GCC and armcc support the same intrinsics, so code written with NEON intrinsics is completely portable between the toolchains. You must include the arm_neon.h header file in any source file using intrinsics, and must specify command line options.

It can be useful to have a source module optimized using intrinsics, that can also be compiled for processors that do not implement NEON technology. The macro __ARM_NEON__ is defined by GCC when compiling for a target that implements NEON technology. RVCT 4.0 build 591 or later, and ARM Compiler toolchain also define this macro. Software can use this macro to provide both optimized and plain C or C++ versions of the functions provided in the file, selected by the command line parameters you pass to the compiler.

4.5 Variables and constants in NEON code

This section shows some example code that accesses variable data or constant data using NEON code.

4.5.1 Declaring a variable

Declaring a new variable is as simple as declaring any variable in C:

```c
uint32x2_t vec64a, vec64b;  // create two D-register variables
```

4.5.2 Using constants

Using constants is straightforward. The following code will replicate a constant into each element of a vector:

```c
uint8x8 start_value = vdup_n_u8(0);
```

To load a general 64-bit constant into a vector, use:

```c
uint8x8 start_value = vreinterpret_u8_u64(vcreate_u64(0x123456789ABCDEFULL));
```

4.5.3 Moving results back to normal C variables

To access a result from a NEON register, either store it to memory using VST, or move it back to ARM using a “get lane” type operation:

```c
result = vget_lane_u32(vec64a, 0); // extract lane 0
```

4.5.4 Accessing D registers from a Q register

Use `vget_low` and `vget_high` to access D registers from a Q register:

```c
vec64a = vget_low_u32(vec128); // split 128-bit vector
vec64b = vget_high_u32(vec128); // into 2x 64-bit vectors
```

4.5.5 Casting NEON variables between different types

NEON intrinsics are strongly typed, so they must be explicitly cast between vectors of different types. To cast vectors use `vreinterpret` for D registers or `vreinterpretq` for Q registers. These intrinsics do not generate any code, but just enable you to cast the NEON types:

```c
uint8x8_t byteval;
uint32x2_t wordval;
byteval = vreinterpret_u8_u32(wordval);
```

```c
uint8x16_t byteval2;
uint32x4_t wordval2;
byteval2 = vreinterpretq_u8_u32(wordval2);
```

--- Note ---

The output type, `u8`, is listed after `vreinterpret`, before the input type, `u32`. 

---
4.6 Accessing vector types from C

The header file arm_neon.h is required to use the intrinsics and defines C style types for vector operations. The C types are written in the form:

**uint8x16_t**  This is a vector containing unsigned 8-bit integers. There are 16 elements in the vector. Hence the vector must be in a 128-bit Q register.

**int16x4_t**  This is a vector containing signed 16-bit integers. There are 4 elements in the vector. Hence the vector must be in a 64-bit D register.

As there is incompatibility between the ARM scalar and NEON vector types it is impossible to assign a scalar to a vector, even if they have the same bit length. Scalar values and pointers can only be used with NEON instructions that use scalars directly.

For example, to extract an unsigned 32-bit integer from lane 0 of a NEON vector, use:

```
result = vget_lane_u32(vec64a, 0)
```

In armcc, vector types are not operable using standard C operators except for assignment. So the appropriate **VADD** intrinsic should be used rather than the operator ```+``` . However, GCC allows standard C operators to operate on NEON vector types and thus enables more readable code.

Where there are vector types which differ only in number of elements (uint32x2_t, uint32x4_t) there are specific instructions to assign the top or bottom vector elements of a 128-bit value to a 64-bit value and vice-versa. This operation does not use any code space if the registers can be scheduled as aliases.

To use the bottom 64 bits of a 128-bit register, use:

```
vec64 = vget_low_u32(vec128);
```
4.7 Loading data from memory into vectors

This section describes how to create a vector using a NEON intrinsic. Contiguous data from a memory location can be loaded to a single vector or multiple vectors. The NEON intrinsic to do this is `vld1datatype`. For example to load a vector with four 16-bit unsigned data, use the NEON intrinsic `vld1_u16`.

In the following example, array A contains eight 16-bit elements. The example shows how to load this data from this array into a vector.

```c
#include <stdio.h>
#include <arm_neon.h>

unsigned short int A[] = {1,2,3,4}; // array with 4 elements

int main(void)
{
    uint16x4_t v; // declare a vector of four 16-bit lanes
    v = vld1_u16(A); // load the array from memory into a vector
    v = vadd_u16(v,v); // double each element in the vector
    vst1_u16(A, v); // store the vector back to memory
    return 0;
}
```

See the intrinsic descriptions for information on what vector types you can use with the `vld1datatype` intrinsics, `VLD1` on page D-120.
4.8 Constructing a vector from a literal bit pattern

You can create a vector from a literal value. The NEON intrinsic to do this is `vcreate_datatype`. For example, if you want to load a vector with eight 8-bit unsigned data, you can use the NEON intrinsic `vcreate_u8`.

The example shows how to create a vector from literal data.

```c
#include <arm_neon.h>

int main (void)
{
    uint8x8_t v; // define v as a vector with 8 lanes of 8-bit data
    unsigned char A[8]; // allocate memory for eight 8-bit data

    v = vcreate_u8(0x0102030405060708); // create a vector that contains the values 1,2,3,4,5,6,7,8
    vst1_u8(A, v); // store the vector to memory, in this case, to array A
    return 0;
}
```

See the intrinsic description for information on what vector types you can create with the `vcreate_datatype` intrinsics.
4.9 Constructing multiple vectors from interleaved memory

Very often, the data in memory is interleaved. Neon intrinsics support 2-way, 3-way and 4-way interleave patterns.

For example a region of memory might contain stereo data where the left channel data and right channel data are interleaved. This is an example of a 2-way interleave pattern.

Another example is when memory contains a 24-bit RGB image. The 24-bit RGB image is a 3-way interleave of 8-bit data from the red, green, and blue channels. When memory contains interleaved data, de-interleaving enables you to load a vector with all the red values, a separate vector for all the green values, and a separate vector for all the blue values.

The NEON intrinsic to de-interleave is \texttt{vld}n\_\texttt{datatype} where \textit{n} represents the interleave pattern and can be 2, 3, or 4. If you want to de-interleave the 24-bit RGB image into 3 different vectors, you can use the NEON intrinsic \texttt{vld3}\_\texttt{u8}.

The example shows how to de-interleave three vectors from a 24-bit RGB image in memory.

```c
#include <arm_neon.h>

int main (void)
{
    uint8x8x3_t v; // This represents 3 vectors.
    unsigned char A[24]; // This array represents a 24-bit RGB image.
    v = vld3_u8(A); // This de-interleaves the 24-bit image from array A
                     // and stores them in 3 separate vectors
    // v.val[0] is the first vector in V. It is for the red channel
    // v.val[1] is the second vector in V. It is for the green channel
    // v.val[2] is the third vector in V. It is for the blue channel.
    v.val[0] = vadd_u8(v.val[0],v.val[0]);
    vst3_u8(A, v); // store the vector back into the array, with the red channel doubled.
    return 0;
}
```

See the intrinsic descriptions in \textit{Load and store on page D-120} for information on the vector types you can create with the \texttt{vldn}\_\texttt{datatype} intrinsics.
4.10 Loading a single lane of a vector from memory

If you want to construct a vector from data scattered in memory, you must use a separate intrinsic to load each lane separately.

The NEON intrinsic to do this is `vld1_lane datatypem`. For example if you want to load one lane of a vector with an 8-bit unsigned data, you can use the NEON intrinsic `vld1_lane_u8`.

The example shows how to load a single lane of a vector from memory.

```c
#include <stdio.h>
#include <arm_neon.h>

....
```

See the intrinsic descriptions in *Load and store on page D-120* for information on the vector types you can create with the `vldn_lane datatypem` intrinsics.
4.11 Programming using NEON intrinsics

Writing optimal NEON code directly in assembler, or by using the intrinsic function interface, requires a thorough understanding of the data types used as well as the NEON instructions available.

To know what NEON operations to use, it is useful to look at how an algorithm can be split into parallel operations.

Commutative operations, for example add, min, and max are particularly easy from a SIMD point of view.

To add eight numbers from an array:

```c
unsigned int acc=0;
for (i=0; i<8;i+=1)
{   acc+=array[i]; // a + b + c + d + e + f + g + h
}
```

It is possible to exploit the associative property of addition to unroll the loop into several adds ((a + e) + (b + f)) + ((c + g) + (d + h)):

```c
unsigned int acc2=0;
unsigned int acc3=0;
unsigned int acc4=0;
for (i=0; i<8;i+=4)
{   acc1+=array[i];   // (a, e)
    acc2+=array[i+1]; // (b, f)
    acc3+=array[i+2]; // (c, g)
    acc4+=array[i+3]; // (d, h)
}
acc1+=acc2; // (a + e) + (b + f)
acc3+=acc4; // (c + g) + (d + h)
acc1+=acc3; // ((a + e) + (b + f)) + ((c + g) + (d + h))
```

The code above shows that it is possible to use a vector holding four 32-bit values for the accumulator and temporary registers. This assumes that summing the elements of the array fits in 32-bit lanes. It is then possible to do the operation using SIMD instructions. Extending the code for any multiple of four:

```c
#include <arm_neon.h>
uint32_t vector_add_of_n(uint32_t* ptr, uint32_t items)
{
    uint32_t result,* i;
    uint32x2_t vec64a, vec64b;
    uint32x4_t vec128 = vdupq_n_u32(0); // clear accumulators
    for (i=ptr; i<(ptr+(items/4));i+=4)
    {   uint32x4_t temp128 = vld1q_u32(i);  // load four 32-bit values
        vec128 = vaddq_u32(vec128, temp128); // add 128-bit vectors
    }

    vec64a = vget_low_u32(vec128);  // split 128-bit vector
    vec64b = vget_high_u32(vec128); // into two 64-bit vectors
    vec64a = vadd_u32 (vec64a, vec64b); // add 64-bit vectors together

    result = vget_lane_u32(vec64a, 0);  // extract lanes and
    result += vget_lane_u32(vec64a, 1); // add together scalars
    return result;
}
```
The `vget_high_u32` and `vget_low_u32` are not analogous to any NEON instruction. These intrinsics instruct the compiler to reference either the upper or the lower D register from the input Q register. These operations therefore do not translate into actual code, but they affect which registers are used to store `vec64a` and `vec64b`.

Depending on the version of the compiler, target processor and optimization options, the code generated becomes:

```assembly
vector_add_of_n PROC
    VMOV.I8 q0,#0
    BIC    r1,r1,#3
    ADD    r1,r1,r0
    CMP    r1,r0
    BLS    |L1.36|
  |L1.20|
    VLD1.32 {d2,d3},[r0]!
    VADD.I32 q0,q0,q1
    CMP    r1,r0
    BHI    |L1.20|
  |L1.36|
    VADD.I32 d0,d0,d1
    VMOV.32 r1,d0[1]
    VMOV.32 r0,d0[0]
    ADD    r0,r0,r1
    BX     lr
ENDP
```
4.12 Instructions without an equivalent intrinsic

Most NEON instructions have an equivalent NEON intrinsic. The following NEON instructions do not have an equivalent intrinsic:

- VSWP
- VLDM
- VLDR
- VMRS
- VMSR
- VPOP
- VPUSH
- VSTM
- VSTR
- VBIT
- VBIF.

Note

VBIF and VBIT cannot be generated explicitly. But the intrinsic VBSL can generate any of the VBSL, VBIT, or VBIF instructions.

VSWP instruction does not have an intrinsic because the compiler can generate a VSWP instruction when necessary, for example when swapping variables using simple C-style variable assignments.

VLDM, VLDR, VSTM, and VSTR are mainly used for context switching, and these instructions have alignment constraints. When writing intrinsics, it is simpler to use vldx intrinsics. vldx intrinsics do not require alignment unless explicitly specified.

VMRS, and VMSR access the condition flags for NEON. These are not necessary for data processing using NEON intrinsics.

VPOP and VPUSH are used in argument passing to functions. Reducing variable reuse, or using more NEON intrinsic variables, allows the register allocator to keep track of active registers.
Chapter 5
Optimizing NEON Code

This chapter describes how when optimizing NEON code for a particular processor, you should consider implementation-defined aspects of how that processor integrates the NEON technology. It contains the following topics:

- Optimizing NEON assembler code on page 5-2.
- Scheduling on page 5-4.
5.1 Optimizing NEON assembler code

Consider implementation-defined aspects of how that processor integrates the NEON technology because a sequence of instructions optimized for a specific processor might have different timing characteristics on a different processor, even if the NEON instruction cycle timings are identical.

To obtain best performance from hand-written NEON code, it is necessary to be aware of some underlying hardware features. In particular, the programmer should be aware of pipelining and scheduling issues, memory access behavior and scheduling hazards.

5.1.1 NEON pipeline differences between Cortex-A processors

The Cortex-A8 and Cortex-A9 processors share the same basic NEON pipelines, although there are a few differences in how it is integrated into the processor pipeline. The Cortex-A5 processor contains a simplified NEON execution pipeline that is fully compatible, but it is designed for the smallest and lowest-power implementation possible.

5.1.2 Memory access optimizations

It is likely that the NEON unit will be processing large amounts of data, such as digital images. One important optimization is to make sure the algorithm is accessing the data in the most cache-friendly way possible. This gets the maximum hit rate from the L1 and L2 caches. It is also important to consider the number of active memory locations. Under Linux, each 4KB page will require a separate TLB entry. The Cortex-A9 processor has 32 element micro-TLBs and a 128-element main TLB, after which it will start using the L1 cache to load page table entries. A typical optimization is to arrange the algorithm to process image data in suitably sizes to maximize the cache and TLB hit rate.

The instructions which support interleaving and de-interleaving can provide significant scope for performance improvements. VLD1 loads registers from memory, with no de-interleaving. However, the other VLDn operations enable us to load, store, and de-interleave structures containing two, three or four equally sized 8, 16 or 32-bit elements. VLD2 loads two or four registers, de-interleaving even and odd elements. This could be used, for example, to split left and right channel stereo audio data as in Figure 5-1 on page 5-3. Similarly, VLD3 could be used to split RGB pixels into separate channels and correspondingly, VLD4 might be used with ARGB or CMYK images.
Figure 5-1 shows loading two NEON registers with VLD2.16, from memory pointed to by R1. This produces four 16-bit elements in the first register, and four 16-bit elements in the second, with adjacent paired left and right values separated to each register.
5.2 Scheduling

To get the very best performance from the NEON unit, you must be aware of how to schedule code for the specific ARM processor you are using. Careful hand-scheduling is recommended to get the best out of any NEON assembler code you write, especially for performance-critical applications such as video codecs.

If writing C or NEON intrinsics, the compiler (GCC or armcc) will automatically schedule code from NEON intrinsics or vectorizable C source code, but it can still help to make the source code as friendly as possible for scheduling optimizations.

5.2.1 NEON instruction scheduling

NEON instructions flow through the ARM pipeline and then enter the NEON instruction queue between the ARM and NEON pipelines. Although an instruction in the NEON instruction queue is completed from the point of view of the ARM pipeline, the NEON unit must still decode and schedule the instruction.

As long as these queues are not full, the processor can continue to run and execute both ARM and NEON instructions. When the NEON instruction or data queue is full, the processor stalls execution of the next NEON instruction until there is room for this instruction in the queues. In this manner, the cycle timing of NEON instructions scheduled in the NEON unit can affect the overall timing of the instruction sequence, but only if there are enough NEON instructions to fill the instruction or data queue.

——— Note ————

When the processor is configured without a NEON unit, all attempted NEON and VFP instructions result in an Undefined Instruction exception.

5.2.2 Mixed ARM and NEON instruction sequences

If the majority of instructions in a sequence are NEON instructions, then the NEON unit dictates the time required for the sequence. Occasional ARM instructions in the sequence occur in parallel with the NEON instructions. If most of the instructions in a sequence are ARM instructions, they dominate the timing of the sequence, and a NEON data-processing instruction typically takes one cycle. In hand calculations of cycle timing, you must consider whether it is the ARM instruction or NEON instruction that dominates the sequence. Data hazards lengthen the execution time of instructions, see Matrix multiplication on page 7-2.

5.2.3 Passing data between ARM general-purpose registers and NEON registers

Use the VMOV instruction to pass data from NEON registers to ARM registers. However, this is slow especially on Cortex-A8. The data moves from the NEON register file at the back of the NEON pipeline to the ARM general-purpose register file at the beginning of the ARM pipeline. Multiple back-to-back transfers can hide some of this latency. The processor continues to issue instructions following the VMOV instruction until it encounters an instruction that must read or write the ARM general-purpose register file. At that point, instruction issue stalls until all pending register transfers from NEON registers to ARM general-purpose registers are complete.

Use the VMOV instruction to also pass data from ARM general-purpose registers to NEON registers. To the NEON unit, the transfers are similar to NEON load instructions.
5.2.4 Dual issue for NEON instructions

The NEON unit has limited dual issue capabilities, depending on the implementation. A load/store, permute, MCR, or MRC-type instruction can be dual issued with a NEON data-processing instruction. A load/store, permute, MCR, or MRC-type instruction executes in the NEON load and store permute pipeline. A NEON data-processing instruction executes in the NEON integer ALU, Shift, MAC, floating-point add or multiply pipelines. This is the only dual issue pairing permitted.

The NEON unit can potentially dual issue on both the first cycle of a multi-cycle instruction (with an older instruction), and on the last cycle of a multi-cycle instruction (with a newer instruction). Intermediate cycles of a multi-cycle instruction cannot be paired and must be single issue.

5.2.5 Example of how to read NEON instruction tables

This section provides examples of how to read NEON instruction tables. See the ARM Architecture Reference Manual for assembly syntax of instructions.

In these NEON instruction tables, Q<n>Lo maps to D<2n> and Q<n>Hi maps to D<2n+1>.

**NEON integer ALU instruction**

```
VADDL.S16 Q2, D1, D2
```

This is an integer NEON vector and long instruction. Source1, in this case D1, and Source2, in this case D2, are both required in N1. The result, stored in Q2 for this case, is available in N3 for the next subsequent instruction that requires this register as a source operand.

**NEON floating-point multiply instruction**

```
VMUL.F32 Q0, Q1, D4[0]
```

This is a floating-point NEON vector multiply by scalar instruction. It is a multi-cycle instruction that has source operand requirements in both the first and second cycles. In the first cycle, Source1, in this case Q1Lo or D2, is required in N2. Source2, in this case D4, is required in N1. In the second cycle, Source1, in this case Q1Hi or D3, is required in N2. The result of the multiply, stored in Q0 for this case, is available in N5 for the next instruction that requires this register as a source operand. The low half of the result, Q0Lo or D0, is calculated in the first cycle. The high half of the result, Q0Hi or D1, is calculated in the second cycle. Assuming no data hazards, the instruction takes a minimum of two cycles to execute as indicated by the value in the Cycles column.

**Result-use scheduling**

This is the main performance optimization when writing NEON code. NEON instructions typically issue in one cycle, but the result is not always ready in the next cycle except for the simplest NEON instructions, such as VADD and VMOV.

In some cases there can be a considerable latency, particularly VMLA multiply-accumulate (five cycles for integer; seven cycles for a floating-point). Code using these instructions should be optimized to avoid trying to use the result value before it is ready, otherwise a stall will occur. Despite having a few cycles result latency, these instructions do fully pipeline so several operations can be “in flight” at once.
The result latency is the same between the Cortex-A8 and Cortex-A9 processors for the majority of instructions. The Cortex-A5 processor uses a simplified NEON architecture that is more tailored to reduced power and area implementation, and most NEON instructions have a 3-cycle result latency.

**Dual-issue scheduling**

On the Cortex-A8 processor, certain types of NEON instruction can be issued in parallel (in one cycle). A load/store, permute or MCR/MRC type instruction can be dual issued with a NEON data-processing instruction, such as a floating-point add or multiply, or a NEON integer ALU, shift or multiply-accumulate. Programmers might be able to save cycles by ordering code to take advantage of this.

5.2.6 **Optimizations by variable spreading**

There is often a temptation to reduce the number of variables used when writing a program. When working with NEON intrinsics this is not necessarily beneficial.

This example demonstrates a function that multiplies two 4x4 floating-point matrices. Each matrix is stored in column-major format. This means that the matrix is stored as a linear array of sixteen floats, where the elements of each column are stored consecutively.

```c
void altneonmult(const float *matrixA, const float *matrixB, float *matrixR)
{
    float32x4_t a, b0, b1, b2, b3, r;
    a0 = vld1q_f32(matrixA); /* col 0 of matrixA */
    a1 = vld1q_f32(matrixA + 4); /* col 1 of matrixA */
    a2 = vld1q_f32(matrixA + 8); /* col 2 of matrixA */
    a3 = vld1q_f32(matrixA + 12); /* col 3 of matrixA */

    b = vldq_f32(matrixB);      /* load col 0 of matrixB */
    r = vmulq_lane_f32(a0, vget_low_f32(b), 0);
    r = vmlaq_lane_f32(r, a1, vget_low_f32(b), 1);
    r = vmlaq_lane_f32(r, a2, vget_high_f32(b), 0);
    r = vmlaq_lane_f32(r, a3, vget_high_f32(b), 1);
    vst1q_f32(matrixR, r);      /* store col 0 of result */

    b = vldq_f32(matrixB + 4);  /* load col 1 of matrixB */
    r = vmulq_lane_f32(a0, vget_low_f32(b), 0);
    r = vmlaq_lane_f32(r, a1, vget_low_f32(b), 1);
    r = vmlaq_lane_f32(r, a2, vget_high_f32(b), 0);
    r = vmlaq_lane_f32(r, a3, vget_high_f32(b), 1);
    vst1q_f32(matrixR + 4, r);  /* store col 1 of result */

    b = vldq_f32(matrixB + 8);  /* load col 2 of matrixB */
    r = vmulq_lane_f32(a0, vget_low_f32(b), 0);
    r = vmlaq_lane_f32(r, a1, vget_low_f32(b), 1);
    r = vmlaq_lane_f32(r, a2, vget_high_f32(b), 0);
    r = vmlaq_lane_f32(r, a3, vget_high_f32(b), 1);
    vst1q_f32(matrixR + 8, r);  /* store col 2 of result */

    b = vldq_f32(matrixB + 12); /* load col 3 of matrixB */
    r = vmulq_lane_f32(a0, vget_low_f32(b), 0);
    r = vmlaq_lane_f32(r, a1, vget_low_f32(b), 1);
    r = vmlaq_lane_f32(r, a2, vget_high_f32(b), 0);
    r = vmlaq_lane_f32(r, a3, vget_high_f32(b), 1);
    vst1q_f32(matrixR + 12, r); /* store col 3 of result */
}
```
This function computes \( \text{matrix}\mathbf{R} = \text{matrix}\mathbf{A} \times \text{matrix}\mathbf{B} \), one column at a time. This is a variation of the matrix multiply example given in Matrix multiplication on page 7-2.

The NEON code above, has scheduling constraints on the compiler due to the reuse of the vector variable \( r \). It must compute each column completely before moving on to the next one. As each floating-point multiply (\( \text{vmulq} \)) or multiply and accumulate (\( \text{vmlaq} \)) depends on the result from the previous instruction, the NEON unit cannot schedule more instructions into the pipeline. This means that the NEON unit stalls, while waiting for the previous operation to complete.
Loading data into different variables

Another way of implementing the above is to load all the columns of both matrices, into different variables, at the beginning of the function:

```c
void neonmult(const float *matrixA, const float *matrixB, float *matrixR)
{
    float32x4_t a0, a1, a2, a3, b0, b1, b2, b3, r0, r1, r2, r3;

    a0 = vld1q_f32(matrixA);    /* col 0 of matrixA */
    a1 = vld1q_f32(matrixA + 4); /* col 1 of matrixA */
    a2 = vld1q_f32(matrixA + 8); /* col 2 of matrixA */
    a3 = vld1q_f32(matrixA + 12); /* col 3 of matrixA */

    b0 = vld1q_f32(matrixB);    /* col 0 of matrixB */
    b1 = vld1q_f32(matrixB + 4); /* col 1 of matrixB */
    b2 = vld1q_f32(matrixB + 8); /* col 2 of matrixB */
    b3 = vld1q_f32(matrixB + 12); /* col 3 of matrixB */

    /* compute all the cols in the order specified by compiler */
    r0 = vmulq_lane_f32(a0, vget_low_f32(b0), 0);
    r0 = vmlaq_lane_f32(r0, a1, vget_low_f32(b0), 1);
    r0 = vmlaq_lane_f32(r0, a2, vget_high_f32(b0), 0);
    r0 = vmlaq_lane_f32(r0, a3, vget_high_f32(b0), 1);

    r1 = vmulq_lane_f32(a0, vget_low_f32(b1), 0);
    r1 = vmlaq_lane_f32(r1, a1, vget_low_f32(b1), 1);
    r1 = vmlaq_lane_f32(r1, a2, vget_high_f32(b1), 0);
    r1 = vmlaq_lane_f32(r1, a3, vget_high_f32(b1), 1);

    r2 = vmulq_lane_f32(a0, vget_low_f32(b2), 0);
    r2 = vmlaq_lane_f32(r2, a1, vget_low_f32(b2), 1);
    r2 = vmlaq_lane_f32(r2, a2, vget_high_f32(b2), 0);
    r2 = vmlaq_lane_f32(r2, a3, vget_high_f32(b2), 1);

    r3 = vmulq_lane_f32(a0, vget_low_f32(b3), 0);
    r3 = vmlaq_lane_f32(r3, a1, vget_low_f32(b3), 1);
    r3 = vmlaq_lane_f32(r3, a2, vget_high_f32(b3), 0);
    r3 = vmlaq_lane_f32(r3, a3, vget_high_f32(b3), 1);

    vst1q_f32(matrixR, r0);
    vst1q_f32(matrixR + 4, r1);
    vst1q_f32(matrixR + 8, r2);
    vst1q_f32(matrixR + 12, r3);
}
```

The second implementation has the same number of loads, stores, and multiplies as the first implementation. But now the compiler has a greater degree of freedom to schedule the code. It could, for instance, perform all the loads at the beginning of the function such that they complete before they are needed. Also, it can carry out multiply and accumulate instructions (vmlaq) on alternate columns, such that there is no data-dependence between adjacent instructions. This reduces stalling. For example, in the following four intrinsics, there is no data-dependence because of the use of different variables r0, r1, r2, and r3, rather than the same variable r. Thus the compiler can schedule the following four intrinsics together:

```c
r0 = vmlaq_lane_f32(r0, a1, vget_low_f32(b0), 1);
```

```c
r1 = vmlaq_lane_f32(r1, a1, vget_low_f32(b1), 1);
```

```c
r2 = vmlaq_lane_f32(r2, a1, vget_low_f32(b2), 1);
```

```c
r3 = vmlaq_lane_f32(r3, a1, vget_low_f32(b3), 1);
```
5.2.7 Optimizations when using lengthening instructions

You might be able to replace two NEON instructions with a single NEON instruction. For example, the `vmovl` lengthening operation can be performed as part of other lengthening instructions. This example shows separate `vmovl` and `vshl` instructions.

```
vmovl.u16 q7, d31
...
vshl.s32 q7, q7, #8
```

--- Note ---
The instruction `vshl` uses the register `q7` as input, which is the output from the instruction `vmovl`. This creates data dependence on register `q7`. Hence it is a good idea to schedule other instructions between them which do not use register `q7`.

---
The two instructions can be replaced with a `vshll` instruction.

```
vshll.s32 q7, d31, #8
```
Chapter 6
NEON Code Examples with Intrinsics

This chapter contains examples that use simple NEON intrinsics:

- Swapping color channels on page 6-2
- Handling non-multiple array lengths on page 6-8.
6.1 Swapping color channels

This example involves a 24-bit RGB image. The red (R), green (G), and blue (B) pixels are arranged in memory in the sequence R0,G0, B0, R1,G2, B2, and so on. R0 is the first red pixel. R1 is the second red pixel, and so on.

This example shows how to swap the red and blue channels so that the sequence in memory becomes B0, G0, R0, B1, G1, R1, and so on. This is a simple signal processing operation, which NEON intrinsics can perform efficiently.

Figure 6-1 shows a normal load that pulls consecutive R, G, and B data from memory into registers.

![Figure 6-1 Loading RGB data with a linear load](#)

Code to swap channels based on this input requires mask, shift and combine operations. It is not elegant and is unlikely to be efficient.

The NEON instruction set provides structure load and store instructions to help in these situations. They pull in data from memory and simultaneously separate values into different registers. This is called de-interleaving. This example uses \texttt{VLD3} to split the red, green, and blue channels as they are loaded into 3 different registers.

![Figure 6-2 Loading RGB data with a structure load](#)

Now swap the values in the red and blue registers using \texttt{VSWP d0, d2} as Figure 6-3 on page 6-3 shows. And then write the data back to memory, with interleaving, using the similarly named \texttt{VST3} store instruction.
6.1.1 How de-interleave and interleave work

NEON structure loads read data from memory into 64-bit NEON registers, with optional de-interleaving. Stores work similarly, interleaving data from registers before writing it to memory as Figure 6-4 shows. For more information see VLDn and VSTn (multiple n-element structures) on page C-63.
Syntax

The structure load and store instructions have a syntax consisting of five parts.

- The instruction mnemonic is either VLD for loads or VST for stores.
- A numeric interleave pattern is the number of registers to interleave. This is also the gap between corresponding elements in each structure.
- An element type specifies the number of bits in the accessed elements.
- A list of 64-bit NEON registers to load from memory or store to memory. The list can contain up to four registers depending on the interleave pattern.
- An ARM address register contains the location to be accessed in memory to store or load from. It is possible to update the address after the access.

Interleave pattern

NEON instructions are available to load, store, interleave, and de-interleave structures containing from one to four equal sized elements. The element size can be 8-bit, 16-bit, or 32-bit.

- VLD1 is the simplest form. It loads one to four registers of data from memory, with no de-interleaving. Use this when processing an array of non-interleaved data.
- VLD2 loads two or four registers of data. It de-interleaves even and odd elements into those registers. Use this to separate stereo audio data into left and right channels.
- VLD3 loads and de-interleaves into three registers. This is useful for splitting RGB color pixels into the three channels.
- VLD4 loads and de-interleaves into four registers. This is useful for processing ARGB image data.

Element types

Loads and stores interleave elements based on the size specified in the instruction. For example, loading two 64-bit NEON registers with VLD2.16 results in four 16-bit elements in the first register, and four 16-bit elements in the second registers as Figure 6-6 on page 6-5 shows. The de-interleave separates the pairs of adjacent elements from memory into separate registers.
Changing the element size to 32-bit causes the same amount of data to be loaded. But now only two elements make up each vector because each element is a 32-bit value rather than a 16-bit value. This still separates the even and odd elements from memory into separate registers as Figure 6-7 shows.

Figure 6-6 Loading and de-interleaving 16-bit data

Figure 6-7 Loading and de-interleaving 32-bit data
Element size also affects endianness handling. In general, if you specify the correct element size to the load and store instructions, bytes will be read from memory in the appropriate order, and the same code will work on little-endian and big-endian systems.

Finally, element size has an impact on pointer alignment. Alignment to the element size will generally give better performance, and it might be a requirement of your target operating system. For example, when loading 32-bit elements, align the address of the first element to 32 bits.

### 6.1.2 Single or multiple elements

Structure loads de-interleave from memory and, in each NEON register, it can:

- load multiple lanes with different elements, as Figure 6-4 on page 6-3 shows
- load multiple lanes with the same element, as Figure 6-8 shows
- load a single lane with a single element and leave the other lanes unaffected, as Figure 6-9 shows.

![Figure 6-8 Loading and de-interleaving to all vector lanes](image)

The latter form is useful when you want to construct a vector from data scattered in memory.

![Figure 6-9 Loading and de-interleaving to a single vector lane](image)

Store instructions provide similar support for writing single or multiple elements with interleaving.
6.1.3 Addressing

Structure load and store instructions support a number of formats for specifying memory addresses.

- Register: [Rn {,:align}]
  This is the simplest form. The instruction loads or stores data at the specified address.

- Register with increment after: [Rn {,:align}]
  The instruction updates the pointer after loading or storing. Hence the pointer is ready for the next instruction to load or store the next set of elements. The increment is equal to the number of bytes read or written by the instruction.

- Register with post-index: [Rn {,:align}], Rm
  After the memory access, the instruction increments the pointer by the value in register Rm. This is useful when reading or writing groups of elements that are separated by fixed widths. An example of this is when reading a vertical line of data from an image.
  
  In all formats, it is possible to specify an alignment for the pointer passed in Rn, using the optional :align parameter. Specifying an alignment often speeds up memory accesses.

6.1.4 Other loads and stores

The example on swapping color channels deals with NEON instructions for structure loads and stores. These instructions only support 8-bit, 16-bit, and 32-bit data types. The NEON instruction set also provides:

- VLDR and VSTR to load or store a single register as a 64-bit value.
- VLDM and VSTM to load multiple registers as 64-bit values. This is useful for storing and retrieving registers from the stack.

For more details on supported load and store operations, see the ARM Architecture Reference Manual.
6.2 Handling non-multiple array lengths

This section describes a common problem where the number of input elements to process is not a multiple of the vector length. For example, to process 16-bit elements in a 64-bit register, the vector length is four because it can hold four 16-bit elements. However, the array of input data might contain twenty-six 16-bit elements. You must handle the leftover elements at the start or end of the array.

6.2.1 Leftovers

NEON instructions typically involve operating on vectors that are four to sixteen elements in length. Frequently, length of the input array is not a multiple of the vector length. The solution is to process as many elements as possible using the full vector length. And then process the leftover elements separately.

6.2.2 Example problem

This section looks at an example where the input array has 21 elements. And each iteration can load, process, and store eight elements. The first two iterations process 8 elements each. But the third iteration only has to process five elements.

There are three ways to handle these leftovers. The methods vary in requirements, performance, and code size. In order of speed of handling leftovers, with the quickest method listed first, these are:

- Larger arrays
- Overlapping
- Single element processing

6.2.3 Larger arrays

If it is possible to change the size of the input arrays, then increase the length of the array to the next multiple of the vector size using padding elements. This allows the NEON instruction to read and write beyond the end of the input array without corrupting adjacent storage.

In the example described with 21 input elements, increasing the array size to 24 elements allows the third iteration to complete without potential data corruption.

---

**Figure 6-10 Lengthening an array with padding elements**
___ Note ___

The new padding elements created at the end of the array might need to be initialized to a value that does not affect the result of the calculation. For example, if the operation is to sum an array, the new elements must be initialized to zero for the result to be unaffected. If the operation is to find the minimum of an array, set the new elements to the maximum value the element can take.

The disadvantages of the array lengthening method are:

- Allocating larger arrays consumes more memory. The increase might be significant if there are many short arrays.
- In some cases, it might not be possible to initialize the padding elements to a value that does not affect the result of a calculation. An example is when finding the range of a set of numbers.

Code fragment

@ $r0 = input array pointer
@ $r1 = output array pointer
@ $r2 = length of data in array

@ We can assume that the array length is greater than zero, is an integer @ number of vectors, and is greater than or equal to the length of data @ in the array.

```
add     $r2, $r2, #7     @ add (vector length-1) to the data length
lsr     $r2, $r2, #3     @ divide the length of the array by the length @  of a vector, 8, to find the number of @  vectors of data to be processed

loop:
subs    $r2, $r2, #1     @ decrement the loop counter, and set flags
vld1.8  {d0}, [r0]!     @ load eight elements from the array pointed to @ by r0 into d0, and update r0 to point to the @ next vector
...                     @ process the input in d0
vst1.8  {d0}, [r1]!     @ write eight elements to the output array, and @ update r1 to point to next vector
bne     loop            @ if r2 is not equal to 0, loop
```
6.2.4 Overlapping

The overlapping method involves processing some of the elements in the array twice. This method might be suitable in some situations.

To process twenty-one elements using a vector length of 8:
• the first iteration processes elements 0 to 7.
• the second iteration processes elements 5 to 12.
• the third iteration processes elements 13 to 20.

Note
This method processes elements 5 to 7 twice because these elements are present in both the first and second vectors iterations as Figure 6-11 shows.

Note
The overlapping method can be used only if the number of elements in the input array is more than the vector length.

The overlapping method can be applied in any of the vector iterations.
Code fragment

@ r0 = input array pointer
@ r1 = output array pointer
@ r2 = length of data in array

@ We can assume that the operation is idempotent, and the array is greater
@ than or equal to one vector long.

ands    r3, r2, #7     @ calculate number of elements left over after
@ processing complete vectors using
@ data length & (vector length - 1)
beq     loopsetup       @ if the result of the ANDs is zero, the length
@ of the data is an integer number of vectors,
@ so there is no overlap, and processing can begin
@ at the loop
@ handle the first vector separately
vld1.8  {d0}, [r0], r3  @ load the first eight elements from the array,
@ and update the pointer by the number of elements
@ left over
...
...
@ process the input in d0
...
vst1.8  {d0}, [r1], r3  @ write eight elements to the output array, and
@ update the pointer

loopsetup:
  lsr     r2, r2, #3      @ divide the length of the array by the length
@ of a vector, 8, to find the number of
@ vectors of data to be processed
@ the loop can now be executed as normal. the
@ first few elements of the first vector will
@ overlap with some of those processed above
loop:
  subs    r2, r2, #1      @ decrement the loop counter, and set flags
vld1.8  {d0}, [r0]!     @ load eight elements from the array, and update
@ the pointer
...
...
@ process the input in d0
...
vst1.8  {d0}, [r1]!     @ write eight elements to the output array, and
@ update the pointer
bne     loop            @ if r2 is not equal to 0, loop
6.2.5 Single element processing

The NEON instruction set provides load and store instructions that can operate on single elements in a vector. Using these, it is possible to load a partial vector containing one element, operate on it, and write the element back to memory.

To process twenty-one elements using a vector length of 8:
- the first iteration processes elements 0 to 7.
- the second iteration processes elements 8 to 15
- a separate loop processes elements 16 to 20 individually.

After the first two iterations, there are only five elements to process. A separate loop loads, processes and stores these elements using NEON instructions that handle these elements individually as Figure 6-12 shows.

--- Note ---
- Single element processing is slower than the previous methods, as each element must be loaded, processed and stored individually.
- Handling leftovers like this requires two loops:
  - for vector iterations
  - for single element operations.
  This can double the amount of code in the function.
- A single element load instruction only changes the value of the destination element and leaves the rest of the vector unchanged. If the operation requires instructions that work across a vector, such as VPADD, the vector must be initialized with suitable values before loading the first single element into it.

--- Figure 6-12 Element processing ---

Processing single elements.
The single elements method can be applied either at the start or at the end of processing the input array.

**Code fragment**

```
@ r0 = input array pointer
@ r1 = output array pointer
@ r2 = length of data in array

lsrs    r3, r2, #3    @ calculate the number of complete vectors to be processed and set flags
beq     singlesetup    @ if there are zero complete vectors, branch to the single element handling code
              @ process vector loop

vectors:
  subs    r3, r3, #1    @ decrement the loop counter, and set flags
  vld1.8  {d0}, [r0]!    @ load eight elements from the array and update the pointer
  ...      @ process the input in d0
  ...      @ update the pointer
  vst1.8  {d0}, [r1]!    @ write eight elements to the output array, and update the pointer
  bne     vectors       @ if r3 is not equal to zero, loop

singlesetup:
  ands    r3, r2, #7    @ calculate the number of single elements to process
  beq     exit         @ if the number of single elements is zero, branch to exit
              @ process single element loop

singles:
  subs    r3, r3, #1    @ decrement the loop counter, and set flags
  vld1.8  {d0[0]}, [r0]! @ load single element into d0, and update the pointer
  ...      @ process the input in d0[0]
  ...      @ update the pointer
  vst1.8  {d0[0]}, [r1]! @ write the single element to the output array, and update the pointer
  bne     singles       @ if r3 is not equal to zero, loop

exit:
```

**6.2.6 Alignment**

Load and store addresses must be aligned to cache lines to allow more efficient memory access. This requires at least 16-word alignment on Cortex-A8. If it is not possible to align the start of the input and output arrays, then it is better to process the unaligned elements as single elements. This means some of the elements at the beginning of the array and some of the elements at the end of the array can be processed as single elements. This allows the elements in the middle of the array, where there is alignment, to be processed as vectors.

When aligning memory accesses remember to use :64 or :128 or :256 address qualifiers with load and store instructions for optimum performance. The Cortex-A8 Technical Reference Manual lists the number of cycles required for load and store instructions for different alignments.
6.2.7 Using ARM instructions

In the single element processing method, it is possible to use ARM instructions to operate on each element. However, storing to the same area of memory with both ARM and NEON instructions can reduce performance. This is because writes from the ARM pipeline are delayed until writes from the NEON pipeline have completed.

Avoid writing to the same area of memory, specifically the same cache line, from both ARM and NEON code.
Chapter 7
NEON Code Examples with Mixed Operations

This chapter contains examples that use different types of NEON intrinsics:
• Matrix multiplication on page 7-2
• Cross product on page 7-6.
7.1 Matrix multiplication

This section describes an example of how to multiply four-by-four matrices efficiently. This operation is frequently used in 3D graphics processing. This example assumes that the matrices are stored in memory in column-major order. This is the format used by OpenGL-ES.

7.1.1 Algorithm

By expanding the matrix multiply operation in detail, it is possible to identify sub-operations that can be implemented using NEON instructions.

Notice that in Figure 7-1, each column of the first matrix (shown in red) is multiplied by a corresponding single value in the second matrix (shown in blue). The individual products are added as Figure 7-1 shows, and this gives a column of values for the result matrix. This operation is repeated for the remaining columns in the result matrix.

Figure 7-1 Matrix multiplication showing first two columns of result

Notice that in Figure 7-1, each column of the first matrix (shown in red) is multiplied by a corresponding single value in the second matrix (shown in blue). The individual products are added as Figure 7-1 shows, and this gives a column of values for the result matrix. This operation is repeated for the remaining columns in the result matrix.

Figure 7-2 Vector by scalar multiplication

If each column is a vector in a NEON register, the vector-by-scalar multiply instruction efficiently calculates each column in the result matrix. The sub-operation highlighted in Figure 7-2 can be implemented using this instruction. Use the accumulating version of the multiply instruction to accumulate the individual products from each column of the first matrix.

This example operates on the columns of the first matrix and produces a column of results. Therefore, reading and writing elements to and from memory is a linear operation, and does not require interleaving load and store instructions.
7.1.2 Code

The NEON unit has thirty-two 64-bit registers. Each D register can hold two 32-bit floating-point elements. Hence it is possible to load all the elements from both input matrices into NEON registers, and still have other registers for use as accumulators. The eight D registers from d16 to d23 hold the 16 elements from the first matrix. The eight D registers from d0 to d7 hold the 16 elements from the second matrix.

The floating-point multiplication operations use Q registers because each matrix column has four 32-bit floating-point numbers, which fit into a single 128-bit Q register.

Floating-point

This describes an implementation that multiplies single precision floating-point matrices. Each matrix thus contains sixteen 32-bit floating-point values.

Begin by loading the matrices from memory into NEON registers. The matrices are stored in column-major order, so columns of the matrix are stored linearly in memory. A column can be loaded into NEON registers using VLD1, and written back to memory using VST1.

\[
\begin{align*}
\text{vld1.32 } & \{d16-d19\}, [r1]! & \text{@ load first eight elements of matrix 0} \\
\text{vld1.32 } & \{d20-d23\}, [r1]! & \text{@ load second eight elements of matrix 0} \\
\text{vld1.32 } & \{d0-d3\}, [r2]! & \text{@ load first eight elements of matrix 1} \\
\text{vld1.32 } & \{d4-d7\}, [r2]! & \text{@ load second eight elements of matrix 1}
\end{align*}
\]

We can calculate a column of results using just four NEON multiply instructions:

\[
\begin{align*}
\text{vmul.f32 } & q12, q8, d0[0] @ multiply element 0 (y0) by matrix col 0 (x0-x3) \\
\text{vmla.f32 } & q12, q9, d0[1] @ multiply-acc element 1 (y1) by matrix col 1 (x4-x7) \\
\text{vmla.f32 } & q12, q10, d1[0] @ multiply-acc element 2 (y2) by matrix col 2 (x8-xb) \\
\text{vmla.f32 } & q12, q11, d1[1] @ multiply-acc element 3 (y3) by matrix col 3 (xc-xf)
\end{align*}
\]

The first instruction, \text{vmul.f32}, implements the operation highlighted in Figure 7-2 on page 7-2. \(x0, x1, x2,\) and \(x3\) (in register q8) are each multiplied by \(y0\) (element 0 in register d0) and then stored in register q12.

Subsequent instructions operate on the other columns of the first matrix, and multiply by corresponding elements of the first column of the second matrix. Results are accumulated into q12 to give the first column of values for the result matrix.

\begin{itemize}
\item \textbf{Note} \\
\end{itemize}

The scalar used in the multiply instructions refers to D registers. Although q0[3] is the same value as d1[1], the GNU assembler might not accept the use of Q register to refer to a scalar. Hence, specify a scalar using a D register.

The code above effectively performs a matrix-by-vector multiplication, which is a common operation in 3D graphics. However, for a matrix-by-matrix multiplication, the code above computes only the first column of the result matrix. To complete the matrix-by-matrix multiplication, three more iterations are needed:

\begin{itemize}
\item second iteration uses values y4-y7 in register q1. \\
\item third iteration uses values y8-yb in register q2. \\
\item fourth iteration uses values yc-yf in register q3.
\end{itemize}

If we create a macro for the instructions above, we can simplify our code significantly.

\[
\begin{align*}
\text{.macro mul_col_f32 res_q, col0_d, col1_d} \\
\text{vmul.f32 } & \{res_q, q8, \text{col0_d}[0]\} @ multiply col element 0 by matrix col 0 \\
\text{vmla.f32 } & \{res_q, q9, \text{col0_d}[1]\} @ multiply-acc col element 1 by matrix col 1 \\
\text{vmla.f32 } & \{res_q, q10, \text{col1_d}[0]\} @ multiply-acc col element 2 by matrix col 2
\end{align*}
\]

\text{.endm}
The implementation of a four-by-four floating-point matrix multiply now looks like this.

\[
\begin{align*}
\text{vld1.32} & \quad \{d16-d19\}, [r1]! \quad \text{@ load first eight elements of matrix 0} \\
\text{vld1.32} & \quad \{d20-d23\}, [r1]! \quad \text{@ load second eight elements of matrix 0} \\
\text{vld1.32} & \quad \{d0-d3\}, [r2]! \quad \text{@ load first eight elements of matrix 1} \\
\text{vld1.32} & \quad \{d4-d7\}, [r2]! \quad \text{@ load second eight elements of matrix 1} \\
\text{mul\_col\_f32} & \quad q12, 0, d1 \quad \text{@ matrix 0 × matrix 1 col 0} \\
\text{mul\_col\_f32} & \quad q13, d2, d3 \quad \text{@ matrix 0 × matrix 1 col 1} \\
\text{mul\_col\_f32} & \quad q14, d4, d5 \quad \text{@ matrix 0 × matrix 1 col 2} \\
\text{mul\_col\_f32} & \quad q15, d6, d7 \quad \text{@ matrix 0 × matrix 1 col 3} \\
\text{vst1.32} & \quad \{d24-d27\}, [r0]! \quad \text{@ store first eight elements of result} \\
\text{vst1.32} & \quad \{d28-d31\}, [r0]! \quad \text{@ store second eight elements of result}
\end{align*}
\]

Fixed point

Using fixed point arithmetic for calculations is often faster than floating-point. It requires less memory bandwidth to read and write values that use fewer bits. Also, multiplication of integer values is generally quicker than the same operations applied to floating-point numbers.

However, when using fixed point arithmetic, it is necessary to:

- choose the representation carefully to avoid overflow or saturation
- preserve the degree of precision in the results that the application requires.

Implementing a matrix multiply using fixed point values is very similar to floating-point. This example uses the Q1.14 fixed-point format. The operations required are similar for other formats and might only require a change to the final shift applied to the accumulator. Here is the macro:

\[
\begin{align*}
\text{.macro mul\_col\_s16}\ res\_d, \ col\_d \\
\text{vmull.s16} & \quad q12, d16, \{\col\_d[0]\} \quad \text{@ multiply element 0 by matrix col 0} \\
\text{vmlal.s16} & \quad q12, d17, \{\col\_d[1]\} \quad \text{@ multiply-acc element 1 by matrix col 1} \\
\text{vmlal.s16} & \quad q12, d18, \{\col\_d[2]\} \quad \text{@ multiply-acc element 2 by matrix col 2} \\
\text{vmlal.s16} & \quad q12, d19, \{\col\_d[3]\} \quad \text{@ multiply-acc element 3 by matrix col 3} \\
\text{vqrshrn.s32} & \quad \{\res\_d\}, q12, \#14 \quad \text{@ shift right and narrow accumulator into} \\
& \quad \text{Q1.14 fixed point format, with saturation}
\end{align*}
\]

Comparing it to the macro used in the floating-point version, the major differences are:

- Values are now 16-bit rather than 32-bit, so D registers can hold four inputs.
- The result of multiplying two 16-bit numbers is a 32-bit number. VMULL and VMLAL can be used because they store their results in Q registers. This preserves all of the bits of the result using double-size elements.
- The final result must be 16 bits, but the accumulators have 32 bits. To obtain a 16-bit result use the VQRSHRN instruction, see VQ{R}SHR{U}N on page C-28. This instruction:
  - adds the correct rounding value to each element
  - shifts it right
  - saturates the result to the new, narrower element size.

The reduction from 32-bit to 16-bit element also has an effect on the memory accesses. The data can be loaded and stored using fewer instructions. Here is the code for a fixed-point matrix multiply:

\[
\begin{align*}
\text{vld1.16} & \quad \{d16-d19\}, [r1]! \quad \text{@ load sixteen elements of matrix 0} \\
\text{vld1.16} & \quad \{d0-d3\}, [r2]! \quad \text{@ load sixteen elements of matrix 1}
\end{align*}
\]
mul_col_s16 d4, d0 @ matrix 0 * matrix 1 col 0
mul_col_s16 d5, d1 @ matrix 0 * matrix 1 col 1
mul_col_s16 d6, d2 @ matrix 0 * matrix 1 col 2
mul_col_s16 d7, d3 @ matrix 0 * matrix 1 col 3
vst1.16 {d4-d7}, [r0] @ store sixteen elements of result

Scheduling

It is possible to use instruction scheduling to improve the performance of the matrix-by-matrix multiply. In the macro, adjacent multiply instructions write to the same register, so the NEON pipeline must wait for each multiply to complete before it can start the next instruction.

It is possible to separate the instructions that are dependent on the same registers by scheduling other instructions in between or by rearranging the instructions. These instructions can be issued while the other instructions execute in the background. This example rearranges the code to space out accesses to the accumulator registers.

vmul.f32    q12, q8, d0[0]        @ rslt col0 = (mat0 col0) * (mat1 col0 elt0)
vmul.f32    q13, q8, d2[0]        @ rslt col1 = (mat0 col0) * (mat1 col1 elt0)
vmul.f32    q14, q8, d4[0]        @ rslt col2 = (mat0 col0) * (mat1 col2 elt0)
vmul.f32    q15, q8, d6[0]        @ rslt col3 = (mat0 col0) * (mat1 col3 elt0)
vmla.f32    q12, q9, d0[1]        @ rslt col0 += (mat0 col1) * (mat1 col0 elt1)
vmla.f32    q13, q9, d2[1]        @ rslt col1 += (mat0 col1) * (mat1 col1 elt1)
...
...

Using this version, matrix-by-matrix multiply performance almost doubles on a Cortex-A8 based system.
7.2 Cross product

A cross product is an operation on two 3D vectors, where the result vector is perpendicular to the plane formed by the input vectors. In 3D graphics, cross products are often used to find normal vectors for lighting or reflection calculations.

Efficiently calculating a single cross product using the NEON unit is less efficient than obtaining multiple products. This describes code for both.

7.2.1 Definition

If i, j, and k are mutually orthogonal unit vectors, then the 3D vectors a and b can be represented as:

\[ a = [a_i, a_j, a_k] \]
\[ b = [b_i, b_j, b_k] \]

The cross product of the vectors a and b is defined as:

\[ a \times b = i(a_j b_k - a_k b_j) + j(a_k b_i - a_i b_k) + k(a_i b_j - a_j b_i) \]

The cross product result vector is therefore:

\[ [a_j b_k - a_k b_j, a_k b_i - a_i b_k, a_i b_j - a_j b_i] \]

7.2.2 Single cross product

NEON instructions that operate across the elements of a single vector are limited to addition, minimum and maximum. But to find a cross product efficiently, it must be calculated by multiplication of permuted vectors.

**Code**

The code below uses 32-bit floating-point arithmetic. A fixed point version can be implemented using the same method. The main feature of the algorithm is the efficient vector permutation using `vld1_f32()` and `vextq_f32()`.

After this, a simple multiply and multiply-subtract is used to get the final result, which is stored in two parts.

```c
void cross_product_s(float32_t *r, float32_t* a, float32_t* b)
{
    // Vector a is stored in memory such that ai is at the lower address and ak is at the higher address. Vector b is also stored in the same way.
    // Registers are shown as vectors containing elements, for example: // [element3, element2, element1, element0] where element3 uses the higher bits // and element0 uses the lower bits of the register.
    // Registers are shown as vectors containing elements, for example: // [element3, element2, element1, element0] where element3 uses the higher bits // and element0 uses the lower bits of the register.
    float32x2_t vec_a_1 = vld1_f32(a + 1); //D register = [ak, aj]
    float32x2_t vec_a_2 = vld1_f32(a); //D register = [aj, ai]
    float32x2_t vec_b_1 = vld1_f32(b + 1); //D register = [bk, bj]
    float32x2_t vec_b_2 = vld1_f32(b); //D register = [bj, bi]
    float32x4_t vec_a = vcombine_f32(vec_a_1, vec_a_2); //Q register = [aj, ai, ak, aj]
    float32x4_t vec_b = vcombine_f32(vec_b_1, vec_b_2); //Q register = [bj, bj, bi, bk]
    float32x4_t vec_a_rot = vextq_f32(vec_a, vec_a, 1);
    float32x4_t vec_b_rot = vextq_f32(vec_b, vec_b, 1);

    // vec_a = [ aj, ai, ak, aj ]
    // vec_b_rot = [ bj, bj, bi, bk ]

    float32x4_t vec_a = vcombine_f32(vec_a_1, vec_a_2); //Q register = [aj, ai, ak, aj]
    float32x4_t vec_b = vcombine_f32(vec_b_1, vec_b_2); //Q register = [bj, bj, bi, bk]
    float32x4_t vec_a_rot = vextq_f32(vec_a, vec_a, 1);
    float32x4_t vec_b_rot = vextq_f32(vec_b, vec_b, 1);

    // vec_a = [ aj, ai, ak, aj ]
    // vec_b_rot = [ bj, bj, bi, bk ]
}
```
// vec_a_rot = [ a_j, a_j, a_i, a_k ]
// vec_b     = [ b_j, b_i, b_k, b_j ]

float32x4_t prod = vmulq_f32(vec_a, vec_b_rot);
// prod = [ a_j b_j, a_j b_i, a_i b_k, a_j b_k ]
prod = vmlsq_f32(prod, vec_a_rot, vec_b);
// prod = [ a_j b_j - a_j b_j, a_i b_j - a_i b_j, a_i b_k - a_i b_k, a_j b_k - a_j b_k ]
vst1_f32(r, vget_low_f32(prod)); // Store the lower two elements to address r
vst1_lane_f32(r + 2, vget_high_f32(prod), 0); // Store the 3rd element

}  

Note
The result vector has 3 floating-point elements to store to memory. If an additional floating-point value can be stored to memory without causing corruption, then it is possible to replace the two store intrinsics with a single call to the vst1q_f32 intrinsic.

7.2.3 Four cross products
Calculating multiple cross products for an array of 3D vectors is simpler and more efficient than single cross products. Use this code for finding four cross products simultaneously.

Code
This is a straightforward translation of the scalar algorithm. Use vld3q_f32() to load and de-interleave four input vectors into three components, one for each of i, j, and k dimensions. Then vmulq_f32() and vmlsq_f32() are used to calculate each component of the result vector. Finally vst3q_f32() interleave the components into vectors, and stores them to memory.

void cross_product_q(float32_t* r, float32_t* a, float32_t* b)
{
    float32x4x3_t vec_a = vld3q_f32(a);
    float32x4x3_t vec_b = vld3q_f32(b);

    float32x4x3_t result;
    result.val[0] = vmulq_f32(vec_a.val[1], vec_b.val[2]);
    result.val[0] = vmlsq_f32(result.val[0], vec_a.val[2], vec_b.val[1]);
    result.val[1] = vmulq_f32(vec_a.val[2], vec_b.val[0]);
    result.val[1] = vmlsq_f32(result.val[1], vec_a.val[0], vec_b.val[2]);
    result.val[2] = vmulq_f32(vec_a.val[0], vec_b.val[1]);
    result.val[2] = vmlsq_f32(result.val[2], vec_a.val[1], vec_b.val[0]);
    vst3q_f32(r, result);
}

7.2.4 Arbitrary input length
Combine the code sequences above to produce a function that can efficiently calculate the cross product of an arbitrary number of vectors. There is an extra function here, cross_product_d(), which is the same as cross_product_q(), but modified to calculate two cross products per call, using the float32x2x3_t type.

Code
Call cross_product_q() for the first groups of four vectors. Then process the remaining zero to three vectors using cross_product_d() and cross_product_s().
void cross_product(float32_t* r, float32_t* a, float32_t* b, int count)
{
    int count4 = count / 4;
    count &= 3;

    while(count4 > 0)
    {
        cross_product_q(r, a, b);
        r += 12; a += 12; b += 12; count4--;
    }
    if(count >= 2)
    {
        cross_product_d(r, a, b);
        r += 6; a += 6; b += 6; count -= 2;
    }
    if(count == 1)
    {
        cross_product_s(r, a, b);
    }
}
Chapter 8
NEON Code Examples with Optimization

This chapter contains examples that use NEON instructions to perform several optimizations:

• Converting color depth on page 8-2
• Median filter on page 8-5
• FIR filter on page 8-21.
8.1 Converting color depth

Converting between color depths is a frequent operation in graphics processing. Often, input or output data is in an RGB565 16-bit color format. But data in RGB888 format is easier to work with. This is particularly true when using the NEON unit, as there is no native support for data types like RGB565.

However, the NEON unit can still handle RGB565 data efficiently using the vector shift operations.

8.1.1 Converting from RGB565 to RGB888

First thing to do is convert from RGB565 to RGB888 format. This example assumes that register q0 has eight 16-bit pixels in the RGB565 format. The code separates the red, green, and blue pixels into 8-bit elements across three registers d2 to d4.

```
vshr.u8     q1, q0, #3         @ shift red elements right by three bits,  
             @  discarding the green bits at the bottom of  
             @  the red 8-bit elements.

vshrn.i16   d2, q1, #5         @ shift red elements right and narrow,  
              @  discarding the blue and green bits.

vshrn.i16   d3, q0, #5         @ shift green elements right and narrow,  
              @  discarding the blue bits and some red bits  
              @  due to narrowing.

vshl.i8     d3, d3, #2         @ shift green elements left, discarding the  
              @  remaining red bits, and placing green bits  
              @  in the correct place.

vshl.i16    d0, q0, #3         @ shift blue elements left to most-significant  
              @  bits of 8-bit color channel.

vmovn.i16   d4, q0             @ remove remaining red and green bits by  
                              @  narrowing to 8 bits.
```

The effects of each instruction are described in the comments above, but in summary, the operation performed on each channel is:

- Remove color data for adjacent channels, using shift operations to push the bits off either end of the element.
- Use a second shift operation to position the color data in the most significant bits of each element.
- Use a narrow operation to reduce the element size from 16 bits to 8 bits.

**Note**

Element sizes are used in this sequence to address 8-bit and 16-bit elements, to achieve some of the masking operations.
Quality of the white color

After converting from RGB56 format to RGB888 format using the above code, the color white is not white enough. This is because for each channel, the lowest two or three bits are zero, rather than one. White represented in RGB565 format is \([0x1F, 0x3F, 0x1F]\). The above code converts this to \([0xF8, 0xFC, 0xF8]\) in RGB888 format. This can be fixed using shift with insert to place some of the most significant bits into the lower bits.

Optimizing with intrinsics

You can optimize the RGB565 to RGB888 conversion using intrinsics. Here is a code snippet using intrinsics:

```c
uint16_t *src = image_src;
uint8_t *dst = image_dst;
int count = PIXEL_NUMBER;

while (count >= 8) {
    uint16x8_t vsrc;
    uint8x8x3_t vdst;

    vsrc = vld1q_u16(src);
    vdst.val[0] = vshrn_n_u16(vreinterpretq_u16_u8(vshrq_n_u8(vreinterpretq_u8_u16(vsrc), 3)), 5);
    vdst.val[1] = vshl_n_u8(vshrn_u16(vsrc, 5), 2);
    vdst.val[2] = vmovn_u16(vshlq_n_u16(vsrc, 3));

    vst3_u8(dst, vdst);
    dst += 8*3;
    src += 8;
    count -= 8;
}
```

GCC generates the following assembler code from these intrinsics:

```
vshr.u8    q1, q0, #3
vshrn.i16  d3, q0, #5
vshl.i16   q0, q0, #3
vshrn.i16  d2, q1, #5
vshl.i8    d3, d3, #2
vmovn.i16  d4, q0
```
8.1.2 Converting from RGB888 to RGB565

This example code shows how to convert from RGB888 format to RGB565 format. This example assumes that the RGB888 data is in the format produced by the code above. Hence the red, green, and blue pixels are separated across three registers d0 to d2, with each register containing eight elements. The result will be stored as eight 16-bit elements in RGB565 format in register q2.

```
vshll.u8   q2, d0, #8   @ shift red elements left to most-significant bits of wider 16-bit elements.
vshll.u8   q3, d1, #8   @ shift green elements left to most-significant bits of wider 16-bit elements.
vsri.16    q2, q3, #5   @ shift green elements right and insert into red elements.
vshll.u8   q3, d2, #8   @ shift blue elements left to most-significant bits of wider 16-bit elements.
vsri.16    q2, q3, #11  @ shift blue elements right and insert into red and green elements.
```

In summary, for each channel:
- Lengthen each element to 16 bits, and shift the color data into the most significant bits.
- Use shift right with insert operation to position each color channel in the result register.

Optimizing with intrinsics

You can optimize the RGB888 to RGB565 conversion using intrinsics. Here is a code snippet using intrinsics:

```
uint8_t *src = image_src;
uint16_t *dst = image_dst;
int count = PIXEL_NUMBER;

while (count >= 8) {
    uint8x8x3_t vsrc;
    uint16x8_t vdst;

    vsrc = vld3_u8(src);

    vdst = vshll_n_u8(vsrc.val[0], 8);
    vdst = vsriq_n_u16(vdst, vshll_n_u8(vsrc.val[1], 8), 5);
    vdst = vsriq_n_u16(vdst, vshll_n_u8(vsrc.val[2], 8), 11);

    vst1q_u16(dst, vdst);

    dst += 8;
    src += 8*3;
    count -= 8;
}
```

GCC generates the following assembler code from these intrinsics:

```
vshll.u8   q2, d0, #8
vshll.u8   q3, d1, #8
vshll.u8   q8, d2, #8
vsri.16    q2, q3, #5
vsri.16    q2, q8, #11
```
8.2 Median filter

Median filters are commonly used to remove noise that appears in the form of sparsely distributed outliers, such as dead pixels in an image sensor.

For each pixel, a group of pixels near to the corresponding input pixel, typically from an NxN square, are collected together and ordered by intensity. The middle pixel of the list is then selected as the output. This generally has negligible impact on the output as most pixel values are somewhere between their neighbors in each axis, and the selected pixel is usually the same as or very close to the original pixel. However, pixels with extreme values fall outside of the normal range of the surrounding pixels. Hence for input pixels with extreme values, the output pixel will be one of the surrounding pixels in the normal range.

This example shows how to use NEON intrinsics for performing a median filter algorithm on an RGB color image. In this example the filter window size is 7x7. This example performs median filtering on 7 rows of data only. This example only performs the median filter on the Red color plane. The same algorithm can be used to perform the filter on the other color planes and the other rows of the image.

--- Note ---
Larger window sizes cause more blurring of the image while preserving the edges better.

8.2.1 Implementation

It is common to implement median filters using histograms that record the frequency of each pixel intensity value, as it is a simple operation to pick the median from a histogram. This is effective for large windows, as the work scales almost linearly with the window size. But there is limited scope for vectorization, and all pixel values of the image do not fit within L1 cache.

For smaller windows it is reasonable to collect together all of the relevant inputs, order them, and pick the midpoint from that list. The efficiency can be improved by only ordering the parts of the list which are necessary for the median value, and by re-using partially-ordered lists from previous pixel calculations.

8.2.2 Basic principles and bitonic sorting

Sorting network is a class of data ordering algorithm in which program flow is not affected by the input data set. This is useful in the context of NEON operations, to ensure that all lanes in a vector take the same code path.

Theoretical best case performance of these algorithms are lower than dynamic algorithms but parallelism makes up for this. Bitonic sort networks are well suited to implementation in SIMD architectures.

A 7x7 median filter uses an 8x8 bitonic sort algorithm. Figure 8-2 on page 8-6 shows the 7x7 bitonic sort which is based on an 8x8 bitonic sort. The algorithm consists of a series of comparisons between two input values, for example \( in1 \) and \( in2 \). After each comparison, the lower value is placed in the lower of the two rows (row 1 in this case) and the higher value is placed in the higher of the two rows (row 2 in this case). As this is a 7x7 median filter, the value in the 8th row is set to the maximum possible value. This means that there is no need to perform comparisons involving the 8th row. Hence comparisons with row 8 are shown with dotted lines in Figure 8-2 on page 8-6. At the end of the algorithm, the values \( out1 \) to \( out8 \) are sorted with \( out1 \) being the smallest value and \( out8 \) being the largest value. Comparisons are performed by using the \( vmin \) and \( vmax \) intrinsics to determine the minimum and maximum of two input values. Each input row in this case is a vector of eight 16-bit unsigned integers. Each row corresponds to a row of the image to apply the 7x7 median filter to.
Note

This example assumes the image is in RGB565 format. Each input row in this case is a vector of eight 16-bit unsigned integers.

---

8.2.3 Bitonic merging

Bitonic merging is the merging of two pre-ordered lists. For example, given two separate vectors of eight ordered elements, it is possible to convert this to a single ordered list of 16 elements. Figure 8-3 demonstrates this.

---

Example 8-1 Bitonic merge

```c
static VFP inline uint16x8x2_t bitonic_merge_16(uint16x8_t a, uint16x8_t b)
```
```c
{  
  b = vrev128q_u16(b);
  vminmaxq(a, b);
  return bitonic_resort_16(a, b);
}

static VFP inline uint16x8x2_t bitonic_resort_16(uint16x8_t a, uint16x8_t b)
{
  /* Start with two vectors:
   * +---+---+---+---+---+---+---+---+
   * | a | b | c | d | e | f | g | h |
   * +---+---+---+---+---+---+---+---+
   * +---+---+---+---+---+---+---+---+
   * | i | j | k | l | m | n | o | p |
   * +---+---+---+---+---+---+---+---+
   * All the elements of the first are guaranteed to be less than or equal to
   * all of the elements in the second, and both vectors are bitonic.
   * We need to perform these operations to completely sort both lists:
   * vminmax([abcd],[efgh]) vminmax([ijkl],[mnop])
   * vminmax([abef],[cdgh]) vminmax([ijmn],[klop])
   * vminmax([acef],[bdgh]) vminmax([ikmo],[jlop])
   * We can align the necessary pairs for mixing with transpose operations,
   * like so:
   * /\v
  vtrn64q(a ,b);
  /* We now have:
   * +---+---+---+---+---+---+---+---+
   * | a | b | e | f | i | j | m | n |
   * +---+---+---+---+---+---+---+---+
   * +---+---+---+---+---+---+---+---+
   * | c | d | g | h | k | l | o | p |
   * +---+---+---+---+---+---+---+---+
   */
  vminmaxq(a, b);
  vtrn32q(a, b);
  /* We now have:
   * +---+---+---+---+---+---+---+---+
   * | a | c | e | g | i | k | m | o |
   * +---+---+---+---+---+---+---+---+
   * +---+---+---+---+---+---+---+---+
   * | b | d | f | h | j | l | n | p |
   * +---+---+---+---+---+---+---+---+
   */
  vminmaxq(a, b);
  vtrn16q(a, b);
  /* Since we now have separate vectors of odd and even lanes, we can simply
   * use vzip to stitch them back together producing our original
   * positioning. Then we're done.
  */
  return vzipq_u16(a, b);
}

/* Macros */
```
/* In-place swap top 64 bits of “a” with bottom 64 bits of “b” -- one operation (vswp) */
#define vtrn64q(a, b) 
    do { 
    uint16x4_t vtrn64_tmp_a0 = vget_low_u16(a), vtrn64_tmp_a1 = vget_high_u16(a); 
    uint16x4_t vtrn64_tmp_b0 = vget_low_u16(b), vtrn64_tmp_b1 = vget_high_u16(b); 
    { 
    uint16x4_t vtrn64_tmp = vtrn64_tmp_a1; 
    vtrn64_tmp_a1 = vtrn64_tmp_b0; 
    vtrn64_tmp_b0 = vtrn64_tmp; 
    } 
    (a) = vcombine_u16(vtrn64_tmp_a0, vtrn64_tmp_a1); 
    (b) = vcombine_u16(vtrn64_tmp_b0, vtrn64_tmp_b1); 
    } while (0)

/* In-place exchange odd 32-bit words of “a” with even 32-bit words of “b” -- one operation */
#define vtrn32q(a, b) 
    do { 
    uint32x4x2_t vtrn32_tmp = vtrnq_u32(vreinterpretq_u32_u16(a), vreinterpretq_u32_u16(b)); 
    (a) = vreinterpretq_u16_u32(vtrn32_tmp.val[0]); 
    (b) = vreinterpretq_u16_u32(vtrn32_tmp.val[1]); 
    } while (0)
#define vtrn32(a, b) 
    do { 
    uint32x2x2_t vtrn32_tmp = vtrn_u32(vreinterpret_u32_u16(a), vreinterpret_u32_u16(b)); 
    (a) = vreinterpret_u16_u32(vtrn32_tmp.val[0]); 
    (b) = vreinterpret_u16_u32(vtrn32_tmp.val[1]); 
    } while (0)

/* In-place exchange odd 16-bit words of “a” with even 16-bit words of “b” -- one operation */
#define vtrn16q(a, b) 
    do { 
    uint16x8x2_t vtrn16_tmp = vtrnq_u16((a), (b)); 
    (a) = vtrn16_tmp.val[0]; 
    (b) = vtrn16_tmp.val[1]; 
    } while (0)
#define vzipq(a, b) 
    do { 
    uint16x8x2_t vzip_tmp = vzipq_u16((a), (b)); 
    (a) = vzip_tmp.val[0]; 
    (b) = vzip_tmp.val[1]; 
    } while (0)
#define vminmaxq(a, b) 
    do { 
    uint16x8_t minmax_tmp = (a); 
    (a) = vminq_u16((a), (b)); 
    (b) = vmaxq_u16(minmax_tmp, (b)); 
    } while (0)
#define vrev128q_u16(a) 
    vcombine_u16(vrev64_u16(vget_high_u16(a)), vrev64_u16(vget_low_u16(a)))

The VTRN and VZIP operations permute the positions of the lanes such that lines to be compared appear in corresponding lanes in vector a or vector b, and the VMIN and VMAX operations implement the compare-and-swap operations denoted by the vertical lines.
This merging of two ordered vectors is represented by the merge operation box in Figure 8-8 on page 8-13.

8.2.4 Partitioning

It is possible to re-use some of the operations performed on one pixel for its neighbors. The task has to be partitioned in a way that allows us to produce re-usable chunks of the data. This example progresses through the image in raster order horizontally. It then incrementally adds and removes vertical columns of data to the region of interest. Basically, it collects together vertical strips of data to be manipulated as a unit.

8.2.5 Color planes

Image data stored in packed pixel formats will have repeating cycles of RGB data in memory which must not be mixed together. The usual implementation of median filters is to treat each color plane separately. Having already committed to separating out columns, it is only a minor extension to de-interleave these columns according to the color planes to which they belong. Figure 8-4 shows an example RGB image that this example will apply the median filter to. Values are only shown for the Red plane.

![Figure 8-4 An example RGB image](image)

8.2.6 Padding

To keep the data flow manageable, vectors containing only seven elements (seven rows of our window) are padded with UINT16_MAX to make them a complete NEON register. These will end up at the top of the list during merges and can be safely ignored, or pruned in cases where eight pad words will pool together. In the example figures, 99 represents the UINT16_MAX.

8.2.7 Rolling window

A rolling window runs horizontally across the image, introducing new columns of pixels on the right, and forgetting old columns on the left. New data is loaded in blocks of eight pixels across by seven pixels deep. The width of eight pixels corresponds to the NEON register width as well as the period of the sub-list reuse pattern introduced later. Each value is a 16-bit data. So a vector in a 128-bit register can store 8 elements.
8.2.8  First pass sorting (bitonic sort)

The example loads each row of the image block into a vector. Seven rows need seven vectors. Each vector is stored in a 128-bit Q register. The example implements a bitonic sort network which sorts the elements in each lane separately. Hence all elements in lane 0 will be in order, and all elements in lane 1 will be in order, and so on.

Example 8-2 and Example 8-3 on page 8-12 show the two parts of a function, loadblock. The first part does the bitonic sort. The second part does the transpose.

Example 8-2 loadblock function

```c
void loadblock(uint16_t dst[8][8], uint16_t const *src, int spitch)
{
    uint16x8_t q0, q1, q2, q3, q4, q5, q6, q7;

    spitch >>= 1;
    q0 = vld1q_u16(src); src += spitch;
    q1 = vld1q_u16(src); src += spitch;
    q2 = vld1q_u16(src); src += spitch;
    q3 = vld1q_u16(src); src += spitch;
    q4 = vld1q_u16(src); src += spitch;
    q5 = vld1q_u16(src); src += spitch;
    q6 = vld1q_u16(src);

    /* vminmaxq() performs a pair of vminq and vmaxq operations to put the two arguments in order */
    vminmaxq(q0, q1);
    vminmaxq(q2, q3);
    vminmaxq(q4, q5);
    vminmaxq(q0, q2);
    vminmaxq(q1, q3);
    vminmaxq(q4, q6);
    vminmaxq(q1, q2);
    vminmaxq(q5, q6);
    vminmaxq(q0, q4);
    vminmaxq(q1, q5);
    vminmaxq(q2, q6);
    vminmaxq(q2, q4);
    vminmaxq(q3, q5);
    vminmaxq(q1, q2);
    vminmaxq(q3, q4);
    vminmaxq(q5, q6);

    /* See Example 8-3 on page 8-12 for remainder of this function */
}
```

Because the lanes are independent, it is not important that different lanes come from different color planes. This can be corrected later. However, the process will need to be repeated as many times as there are color planes to get enough data for eight pixels. The comparison operation, cmp, in Figure 8-5 and Figure 8-6 is a combination of the instructions VMIN and VMAX. The series of comparisons are performed as shown in the bitonic sort network in Figure 8-2 on page 8-6.
### 8.2.9 Transpose

As the rolling window moves from left to right, it overlaps a new column of values for the red plane, and then a column of values for the green plane, and then a column of values for the blue plane, and so on. The algorithm works by treating each column of values as a vector. Initially, each vector has values for red, green and blue planes. Hence these vectors must be transposed into columns. Figure 8-7 on page 8-12 shows the transpose operation.

VZIP merges corresponding 16-bit elements from the input vectors into the same output vector. The two input vectors are merged into two output vectors. A vector of padding values can be created and used for the transpose operations as it is simpler than adding the padding values after the transpose operations.

VST4.32 treats two adjacent 16-bit elements as a 32-bit element and stores it in memory, interleaved with the corresponding elements from its four input vectors. In this case, all values from the same color plane are interleaved together. The memory contents are now in the repeating order of:

1. seven values for the red color plane
2. a padding element
3. seven values for the green color plane

---

**Figure 8-5 Comparing corresponding elements of input vectors**

<table>
<thead>
<tr>
<th>Row</th>
<th>Red</th>
<th>Green</th>
<th>Blue</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>24</td>
<td>51</td>
<td>56</td>
</tr>
<tr>
<td>2</td>
<td>12</td>
<td>29</td>
<td>33</td>
</tr>
<tr>
<td>3</td>
<td>59</td>
<td>14</td>
<td>71</td>
</tr>
<tr>
<td>4</td>
<td>69</td>
<td>46</td>
<td>32</td>
</tr>
<tr>
<td>5</td>
<td>4</td>
<td>60</td>
<td>34</td>
</tr>
<tr>
<td>6</td>
<td>62</td>
<td>18</td>
<td>31</td>
</tr>
<tr>
<td>7</td>
<td>82</td>
<td>2</td>
<td>28</td>
</tr>
</tbody>
</table>

**Figure 8-6 Continuation of the bitonic sort network**

<table>
<thead>
<tr>
<th>Row</th>
<th>Red</th>
<th>Green</th>
<th>Blue</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4</td>
<td>2</td>
<td>28</td>
</tr>
<tr>
<td>2</td>
<td>12</td>
<td>14</td>
<td>31</td>
</tr>
<tr>
<td>3</td>
<td>59</td>
<td>29</td>
<td>33</td>
</tr>
<tr>
<td>4</td>
<td>69</td>
<td>46</td>
<td>34</td>
</tr>
<tr>
<td>5</td>
<td>62</td>
<td>18</td>
<td>31</td>
</tr>
<tr>
<td>6</td>
<td>82</td>
<td>2</td>
<td>28</td>
</tr>
</tbody>
</table>

Each column is fully sorted at the end of the bitonic sort.
4. a padding element
5. seven values for the blue color plane
6. a padding element.

VLD1.16 can then be used to load eight 16-bit values from memory to a vector for each color plane.

### Transpose

8.2.10 Second pass sorting

The 7x7 median filter requires seven rows and seven columns of data for each color plane. As the rolling window moves from left to right, a new median value can be found by using the new column and ignoring the first column. Each column from the RGB image is stored in a vector. This means every subsequent vector represents the next column of data in the image.

Once all the columns are ordered using the bitonic sort, the columns can then be merged using bitonic merge as shown in Figure 8-8. The merge also ensures that the values are ordered. Pairwise merging of the seven vectors creates a set of 49 values that are all ordered.
Four of the seven vectors can be combined in the binary tree way, producing a sorted list of 32 pixels. Four of these are padding values. The remaining three vectors can be combined in the same way by treating the last vector as if it had been paired with a vector of all padding values, UINT16_MAX. When padding values are involved, the algorithm can avoid performing operations with UINT16_MAX as this has predictable outcomes.

**Figure 8-8 Merging seven vectors for median pixel 0**

Example 8-4 shows the functions and macros involved in merging sorted lists to find the median.

```c
/* Take a set of sorted lists (32, 16, and 8 elements) and return the median. */
/* We arrange for the second and third lists to be combined in reverse order so */
/* that they merge directly with the first list without reversal. */
/* We return the first list unmodified because it means the caller can write it */
/* back to its origin and not worry about saving that data for subsequent */
/* calls. */
static VFP uint16x8x4_t bitonic_median_56(uint16_t *dst, uint16x8x4_t a, 
  uint16x8x2_t b0, uint16x8_t b1)
{
  uint16x8x3_t b = bitonic_merge_24r(b0, b1); /* MUST inline */
  b.val[0] = vminq_u16(a.val[1], b.val[0]);
  b.val[1] = vminq_u16(a.val[2], b.val[1]);
  b.val[2] = vminq_u16(a.val[3], b.val[2]);

  b.val[1] = vmaxq_u16(a.val[0], b.val[1]);
  b.val[2] = vmaxq_u16(b.val[0], b.val[2]);

  b.val[2] = vmaxq_u16(b.val[1], b.val[2]);
```
{ uint16x4_t tmp;
tmp = vmin_u16(vget_low_u16(b.val[2]), vget_high_u16(b.val[2]));
tmp = vpmin_u16(tmp, tmp);
tmp = vpmin_u16(tmp, tmp);
vst1_lane_u16(dst, tmp, 0);
} return a;
}

static VFP inline uint16x8x3_t bitonic_merge_24r(uint16x8x2_t a, uint16x8_t b)
{ uint16x8x3_t result;
    b = vrev128q_u16(b);
    vmaxminq(a.val[0], b);
    vmaxminq(a.val[0], a.val[1]);
    a = bitonic_resort_16r(a.val[0], a.val[1]);
    vmaxmin_half(b);
    b = bitonic_resort_8r(b);
    result.val[0] = a.val[0];
    result.val[1] = a.val[1];
    result.val[2] = b;
    return result;
}

static VFP inline uint16x8_t bitonic_resort_8r(uint16x8_t a)
{ uint16x4_t a0 = vget_low_u16(a), a1 = vget_high_u16(a);
    vtrn32(a0, a1);
    vmaxmin(a0, a1);
    vtrn16(a0, a1);
    vmaxmin(a0, a1);
    vzip(a0, a1);
    return vcombine_u16(a0, a1);
}

/* Macros */
#define vmaxminq(a, b) \
    do { \
        uint16x8_t maxmin_tmp = (a); \n        (a) = vmaxq_u16((a), (b)); \n        (b) = vminq_u16(maxmin_tmp, (b)); \n    } while (0)

#define vmaxmin_half(a) \
    do { \
        uint16x4_t minmax_tmp_lo = vget_low_u16(a), minmax_tmp_hi = vget_high_u16(a); \n        vmaxmin(minmax_tmp_lo, minmax_tmp_hi); \n        (a) = vcombine_u16(minmax_tmp_lo, minmax_tmp_hi); \n    } while (0)

#define vmaxmin(a, b)  \
    do { \
        uint16x4_t maxmin_tmp = (a); \n        (a) = vmax_u16((a), (b));  \n        (b) = vmin_u16(maxmin_tmp, (b));  \n    } while (0)
8.2.11 Re-use

The merge process produces intermediate sorted lists or merged vectors. Some of these intermediate merged vectors are useful for finding subsequent median values. Figure 8-9 to Figure 8-12 on page 8-16 show that there is no need to recompute certain merge operations.

Merge 1

The shaded merge operations do not need to be performed again because the outputs have already been computed during the previous merge.

Figure 8-9 Merging 7 vectors for first median pixel

Merge 2

The shaded merge operations do not need to be performed again because the outputs have already been computed during the previous merge.

Figure 8-10 Merging 7 vectors for second median pixel
Computing each median value involves:

- Merging two 8-lane vectors into a 16-lane vector. This is done for 3 pairs of vectors.
- Merging two 16-lane vectors into a 32-lane vector.
- Merging an 8-lane vector with a 16-lane vector into a 24-lane vector.
- Merging a 24-lane vector with a 32-lane vector into a 56-lane vector.
The sliding window of 7 vectors can be seen as 3 separate windows:

- a window of one vector, containing 8 elements, for example [G] in Figure 8-13 on page 8-17.
- a window of two merged vectors, containing the 16 merged elements, for example [AB] in Figure 8-13 on page 8-17
- a window of four merged vectors, containing the 32 merged elements, for example [CDEF] in Figure 8-13 on page 8-17.

Figure 8-13 on page 8-17 demonstrates this, where the vectors are represented by the letters A to N. The Merge 4 in Figure 8-12 corresponds to first sliding window, [AB][CDEF][G], in Figure 8-13 on page 8-17. As the sliding window moves from left to right, it overlaps a new vector, for example [G] on the right and loses a vector on the left, for example [A]. However, the merged values of [CDEF] are still used for calculating the next median value. Hence it makes sense to store and reuse the merged values in [CDEF].

![Figure 8-13 Sliding filter](image)

In the sliding window example in Figure 8-13, it is possible to save and reuse:

- individual vectors, for example [B], [D], [F], [H], [I], and [M]
- merged vector pairs, for example [EF], [GH], [IJ], and [KL]
- merged quad vectors, for example [CDEF] and [GHIJ].

The paired vectors, like [CD], are only used to create the quad vector window [CDEF]. Merged quad vectors are used continuously from creation until they are no longer needed.

As the sliding window moves from left to right, it calculates a new median value. After every 4 median values, the pattern of the windows repeats. This is the cycle of 4. For example in Figure 8-13, the window pattern for the first and fifth median values is double vector, quad vector, single vector.

The NEON register file has sixteen Q registers. It is possible to fit all of the saved vectors into eight Q registers, plus four Q registers for the quad window. This leaves four working Q registers. Fortunately most of the merge operations can be done with as few as one or two temporary registers.

Example 8-5 shows the function to perform the median filter on a full row of pixels.

```c
Example 8-5 Filter a row of pixels

void filter_row_bs(uint16_t *dst, uint16_t const *src, int spitch, int count) {
  uint16_t scratch[24][8];
  struct
```


```c
{
  uint16x8x2_t ab, ef;
  uint16x8_t b, d, f, h;
} state[3];
int i;

loadblock(scratch + 0, src + 0, spitch);
loadblock(scratch + 8, src + 8, spitch);
loadblock(scratch + 16, src + 16, spitch);

for (i = 0; i < 3; i++)
{
  uint16x8_t c, d, e, f;
  c = vld1q_u16(scratch[i + 3]);
  d = vld1q_u16(scratch[i + 6]);
  e = vld1q_u16(scratch[i + 9]);
  f = vld1q_u16(scratch[i + 12]);

  state[i].ab = bitonic_merge_16(e, f);
  state[i].ef = bitonic_merge_16(c, d);
  state[i].d = d;
  state[i].f = f;
  state[i].b = vld1q_u16(scratch[i + 0]);
  state[i].h = vld1q_u16(scratch[i + 15]);
}
src += 18;

/* We maintain three sets (components) of partially combined lists and we recombine
 * these for a full bitonic sort in various permutations in an eight-phase rota.
 * Register allocation collapses in a heap, here, and we spend a lot of our
 * time marshalling things through the stack. We could probably do much
 * better with hand-written assembly.
 */
while (count > 0)
{
  int i;
  uint16_t const *pft, *pft2;

  for (i = 0; i < 3; i++)
  {
    loadblock(scratch + i * 8, src, spitch);
    src += 8;
  }

  pft = src;
  if (count < 8) pft -= 24;
  pft2 = pft + 6 * spitch;

  for (i = 0; i < 3; i++, dst++)
  {
    int cnt = count;
    uint16x8x2_t ab, ef;
    uint16x8_t h;

    uint16x8_t x, y;
    uint16x8x2_t xx;
    uint16x8x4_t xxxx;

    ef = state[i].ef;
    ab = state[i].ab;

    /* stage 0 */
```
x = vldq_u16(scratch[i + 0]);
__builtin_prefetch(pft + 0);
xx = bitonic_merge_16(state[i].h, x);
xxxx = bitonic_merge_32(ab, xx);
h = x;
ab = xx;
xxxx = bitonic_median_56(dst + 0, xxxx, ef, state[i].b);
if (--cnt <= 0) continue;

/* stage 1 */
y = vldq_u16(scratch[i + 3]);
__builtin_prefetch(pft + 16);
xxxx = bitonic_median_56(dst + 3, xxxx, ef, y);
if (--cnt <= 0) continue;

/* stage 2 */
x = vldq_u16(scratch[i + 6]);
__builtin_prefetch(pft + 23); pft += spitch;
xx = bitonic_merge_16(y, x);
state[i].b = x;
ef = xx;
xxxx = bitonic_median_56(dst + 6, xxxx, ef, state[i].d);
if (--cnt <= 0) continue;

/* stage 3 */
y = vldq_u16(scratch[i + 9]);
__builtin_prefetch(pft + 0);
(void)bitonic_median_56(dst + 9, xxxx, ef, y);
if (--cnt <= 0) continue;

/* stage 4 */
x = vldq_u16(scratch[i + 12]);
__builtin_prefetch(pft + 16);
xx = bitonic_merge_16(y, x);
xxxx = bitonic_merge_32(ef, xx);
state[i].d = x;
state[i].ef = xx;
xxxx = bitonic_median_56(dst + 12, xxxx, ab, state[i].f);
if (--cnt <= 0) continue;

/* stage 5 */
y = vldq_u16(scratch[i + 15]);
__builtin_prefetch(pft + 23); pft += spitch;
xxxx = bitonic_median_56(dst + 15, xxxx, ab, y);
if (--cnt <= 0) continue;

/* stage 6 */
x = vldq_u16(scratch[i + 18]);
__builtin_prefetch(pft2); pft2 += 8;
xx = bitonic_merge_16(y, x);
state[i].f = x;
ab = xx;
xxxx = bitonic_median_56(dst + 18, xxxx, ab, h);
if (--cnt <= 0) continue;

/* stage 7 */
y = vldlq_u16(scratch[i + 21]);
state[i].h = y;
state[i].ab = ab;
(void)bitonic_median_56(dst + 21, xxxx, ab, y);
}
dst += 24 - 3;
count -= 8;
}
8.3  FIR filter

The Finite Impulse Response (FIR) filter is a common example of a vectorizable loop. This example looks at different ways of generating NEON code:

- Using NEON intrinsics
- Using the vectorizing compiler on page 8-22.

Example 8-6 shows the C code for an FIR filter.

Example 8-6 FIR filter

```c
/*fir.c*/
void fir(short * y, const short *x, const short *h, int n_out, int n_coefs)
{
  int n;
  for (n = 0; n < n_out; n++)
  {
    int k, sum = 0;
    for(k = 0; k < n_coefs; k++)
    {
      sum += h[k] * x[n - n_coefs + 1 + k];
    }
    y[n] = ((sum>>15) + 1) >> 1;
  }
}
```

8.3.1  Using NEON intrinsics

In the FIR filter code in Example 8-6, the central loop is vectorizable. It is a summation of the product of two arrays, each of which have a stride of one. Also, the value of `n_coefs` is not known at compile time.

To vectorize the inner `for` loop, divide the `n_coefs` by 4 and use 4 separate operations within the loop. The accumulation operation is commutative, so it is possible to split the operations:

```c
for(k = 0; k < n_coefs/4; k++)
{
  sum0 += h[k*4] * x[n - n_coefs + 1 + k*4];
  sum1 += h[k*4+1] * x[n - n_coefs + 1 + k*4 + 1];
  sum2 += h[k*4+2] * x[n - n_coefs + 1 + k*4 + 2];
  sum3 += h[k*4+3] * x[n - n_coefs + 1 + k*4 + 3];
}
sum = sum0 + sum1 + sum2 + sum3;
```

One side effect of this would be to reduce the loop overhead by a factor of 4. This works for the majority of the array, but the number of array items might not be a multiple of four, so extra code must be added to deal with this situation:

```c
if (n_coefs % 4)
{
  for(k = n_coefs - (n_coefs % 4); k < n_coefs; k++)
  {
    sum += h[k] * x[n - n_coefs + 1 + k];
  }
}
```

Rewrite the main loop to use a vector operation instead of four scalar operations:
sum = 0;
result_vec = vdupq_n_s32(0); /* Clear the sum vector */
for(k = 0; k < n_coefs / 4; k++)
{
    h_vec = vld1_s16(&h[k*4]);
    x_vec = vld1_s16(&x[n - n_coefs + 1 + k*4]);
    result_vec = vmlal_s16(result_vec, h_vec, x_vec);
}
sum += vgetq_lane_s32(result_vec, 0) + vgetq_lane_s32(result_vec, 1) +
   vgetq_lane_s32(result_vec, 2) + vgetq_lane_s32(result_vec, 3);

The final code looks like this:

```
#include <arm_neon.h>

void fir(short * y, const short *x, const short *h, int n_out, int n_coefs)
{
    int n, k;
    int sum;
    int16x4_t h_vec;
    int16x4_t x_vec;
    int32x4_t result_vec;
    for (n = 0; n < n_out; n++) /* Clear the scalar and vector sums */
    {
        sum = 0;
        result_vec = vdupq_n_s32(0);
        for(k = 0; k < n_coefs / 4; k++) /* Four vector multiply-accumulate operations in parallel */
            {h_vec = vld1_s16(&h[k*4]);
             x_vec = vld1_s16(&x[n - n_coefs + 1 + k*4]);
             result_vec = vmlal_s16(result_vec, h_vec, x_vec);
            }
        /* Reduction operation - add each vector lane result to the sum */
        sum += vgetq_lane_s32(result_vec, 0);
        sum += vgetq_lane_s32(result_vec, 1);
        sum += vgetq_lane_s32(result_vec, 2);
        sum += vgetq_lane_s32(result_vec, 3);
        /* consume the last few data using scalar operations */
        if(n_coefs % 4)
            {for(k = n_coefs - (n_coefs % 4); k < n_coefs; k++)
                sum += h[k] * x[n - n_coefs + 1 + k];
            }
        /* Store the adjusted result */
        y[n] = ((sum>>15) + 1) >> 1;
    }
}
```

### 8.3.2 Using the vectorizing compiler

Compile the unmodified FIR code with:

```
armcc -O3 -Otime --vectorize --cpu=Cortex-A8 -c fir.c
```

No source code changes are required, so unintentional code changes are unlikely. The code remains portable and readable.

Figure 8-14 on page 8-23 shows a comparison of the code generated from the hand-coded NEON intrinsics and code generated from the vectorizing compiler.
### NEON Intrinsics

<table>
<thead>
<tr>
<th>fir</th>
<th>PROC</th>
</tr>
</thead>
<tbody>
<tr>
<td>PUSH</td>
<td>{r4-r9,lr}</td>
</tr>
<tr>
<td>MOV</td>
<td>r6,#0</td>
</tr>
<tr>
<td>LDR</td>
<td>r5,[sp,#0x1c]</td>
</tr>
<tr>
<td>ASR</td>
<td>r4,r5,#31</td>
</tr>
<tr>
<td>ADD</td>
<td>r12,r5,r4,LSR</td>
</tr>
<tr>
<td>#30</td>
<td>B</td>
</tr>
<tr>
<td>L1.24</td>
<td>MOV</td>
</tr>
<tr>
<td>VMOV.I8</td>
<td>q0r0</td>
</tr>
<tr>
<td>MOV</td>
<td>r4r2</td>
</tr>
<tr>
<td>SUB</td>
<td>r7r6r5</td>
</tr>
<tr>
<td>B</td>
<td></td>
</tr>
</tbody>
</table>

#### NEON vectorizing compiler

<table>
<thead>
<tr>
<th>fir</th>
<th>PROC</th>
</tr>
</thead>
<tbody>
<tr>
<td>PUSH</td>
<td>{r4-r11,lr}</td>
</tr>
<tr>
<td>CMP</td>
<td>r3r0</td>
</tr>
<tr>
<td>MOV</td>
<td>r9r0</td>
</tr>
<tr>
<td>LDR</td>
<td>r7,[sp,#0x24]</td>
</tr>
<tr>
<td>BLE</td>
<td></td>
</tr>
<tr>
<td>MOV</td>
<td>r1r1</td>
</tr>
<tr>
<td>ASR</td>
<td>r12r7r31</td>
</tr>
<tr>
<td>ADD</td>
<td>r11r7r12,LSR #30</td>
</tr>
<tr>
<td>L1.32</td>
<td>CMP</td>
</tr>
<tr>
<td>MOV</td>
<td>r5r0</td>
</tr>
<tr>
<td>BLE</td>
<td></td>
</tr>
<tr>
<td>VMOV.I8</td>
<td>q0r0</td>
</tr>
<tr>
<td>SUB</td>
<td>r8r9r7</td>
</tr>
<tr>
<td>MOV</td>
<td>r4r2</td>
</tr>
<tr>
<td>ADD</td>
<td>r12r1r8,LSR #1</td>
</tr>
<tr>
<td>ADD</td>
<td>r6r12r2</td>
</tr>
<tr>
<td>ASRS</td>
<td>r12r11r2</td>
</tr>
<tr>
<td>BEQ</td>
<td></td>
</tr>
<tr>
<td>L1.44</td>
<td>VLD1.16</td>
</tr>
<tr>
<td>ADD</td>
<td>r8r7r4,LSL #2</td>
</tr>
<tr>
<td>ADD</td>
<td>r4r4r1</td>
</tr>
<tr>
<td>ADD</td>
<td>r8r1r8,LSL #3</td>
</tr>
<tr>
<td>ADD</td>
<td>r8r8r2 #</td>
</tr>
<tr>
<td>VLD1.16</td>
<td>{d3},[r8]</td>
</tr>
<tr>
<td>VMLAL.S16</td>
<td>q0q0,</td>
</tr>
<tr>
<td>CMP</td>
<td>r4r12r12,ASR #2</td>
</tr>
<tr>
<td>BLT</td>
<td></td>
</tr>
<tr>
<td>TST</td>
<td>r5r3</td>
</tr>
</tbody>
</table>

#### NEON vectorizing compiler

<table>
<thead>
<tr>
<th>fir</th>
<th>PROC</th>
</tr>
</thead>
<tbody>
<tr>
<td>VLD1.16</td>
<td>{d3},[r4]!</td>
</tr>
<tr>
<td>SUBS</td>
<td>r12r12, #1</td>
</tr>
<tr>
<td>VLD1.16</td>
<td>{d2},[r6]!</td>
</tr>
<tr>
<td>VMLAL.S16</td>
<td>q0q0,</td>
</tr>
<tr>
<td>BNE</td>
<td></td>
</tr>
<tr>
<td>L1.72</td>
<td>AND</td>
</tr>
<tr>
<td>CMP</td>
<td>r12r0r0</td>
</tr>
<tr>
<td>BLE</td>
<td></td>
</tr>
<tr>
<td>SUB</td>
<td>r12r7r12</td>
</tr>
<tr>
<td>CMP</td>
<td>r12r7</td>
</tr>
<tr>
<td>BGE</td>
<td></td>
</tr>
</tbody>
</table>

#### NEON vectorizing compiler

<table>
<thead>
<tr>
<th>fir</th>
<th>PROC</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>r4r2r12,LSL #1</td>
</tr>
<tr>
<td>LDRH</td>
<td>r6,[r4r0]</td>
</tr>
<tr>
<td>ADD</td>
<td>r4r8r12</td>
</tr>
<tr>
<td>ADD</td>
<td>r12r12r1</td>
</tr>
<tr>
<td>ADD</td>
<td>r4r4r1,L4L1</td>
</tr>
<tr>
<td>CMP</td>
<td>r12r7</td>
</tr>
<tr>
<td>LDRH</td>
<td>r4,[r4r2]</td>
</tr>
<tr>
<td>SMLABB</td>
<td>r5r6r4r5</td>
</tr>
<tr>
<td>BLT</td>
<td></td>
</tr>
<tr>
<td>L1.116</td>
<td>ADD</td>
</tr>
<tr>
<td>LDRH</td>
<td>r6,[r4r0]</td>
</tr>
<tr>
<td>ADD</td>
<td>r4r8r12</td>
</tr>
<tr>
<td>ADD</td>
<td>r12r12r1</td>
</tr>
<tr>
<td>ADD</td>
<td>r4r4r1,L4L1</td>
</tr>
<tr>
<td>CMP</td>
<td>r12r7</td>
</tr>
<tr>
<td>LDRH</td>
<td>r4,[r4r2]</td>
</tr>
<tr>
<td>SMLABB</td>
<td>r5r6r4r5</td>
</tr>
<tr>
<td>BLT</td>
<td></td>
</tr>
<tr>
<td>L1.152</td>
<td>ADD</td>
</tr>
<tr>
<td>CMP</td>
<td>r12r7</td>
</tr>
<tr>
<td>BCC</td>
<td></td>
</tr>
</tbody>
</table>

#### NEON vectorizing compiler

<table>
<thead>
<tr>
<th>fir</th>
<th>PROC</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>r4r2r12,LSL #1</td>
</tr>
<tr>
<td>LDRH</td>
<td>r6,[r4r0]</td>
</tr>
<tr>
<td>ADD</td>
<td>r4r8r12</td>
</tr>
<tr>
<td>ADD</td>
<td>r12r12r1</td>
</tr>
<tr>
<td>ADD</td>
<td>r4r4r1,L4L1</td>
</tr>
<tr>
<td>CMP</td>
<td>r12r7</td>
</tr>
<tr>
<td>LDRH</td>
<td>r4,[r4r2]</td>
</tr>
<tr>
<td>SMLABB</td>
<td>r5r6r4r5</td>
</tr>
<tr>
<td>BLT</td>
<td></td>
</tr>
</tbody>
</table>

#### NEON vectorizing compiler

<table>
<thead>
<tr>
<th>fir</th>
<th>PROC</th>
</tr>
</thead>
<tbody>
<tr>
<td>VADD.I32</td>
<td>d0,d0,d1</td>
</tr>
<tr>
<td>VPADD.I32</td>
<td>d0,d0,d0</td>
</tr>
<tr>
<td>VMLAL.S16</td>
<td>r12,d0d0</td>
</tr>
<tr>
<td>ADD</td>
<td>r5r5r12</td>
</tr>
<tr>
<td>L1.180</td>
<td>ADD</td>
</tr>
<tr>
<td>ADD</td>
<td>r9r9r1</td>
</tr>
<tr>
<td>ADD</td>
<td>r12r7r5,LSR #15</td>
</tr>
<tr>
<td>ADD</td>
<td>r4r8r12</td>
</tr>
<tr>
<td>CMP</td>
<td>r9r3</td>
</tr>
<tr>
<td>ASR</td>
<td>r12r12r1</td>
</tr>
<tr>
<td>STRH</td>
<td>r4,[r7r0]</td>
</tr>
<tr>
<td>BLT</td>
<td></td>
</tr>
<tr>
<td>L1.208</td>
<td>ADD</td>
</tr>
<tr>
<td>POP</td>
<td></td>
</tr>
<tr>
<td>CPMN</td>
<td></td>
</tr>
<tr>
<td>ENDP</td>
<td></td>
</tr>
</tbody>
</table>

---

Figure 8-14 Comparison of NEON intrinsics and vectorizing compiler
Code shown in box [1] is the inner loop. The complex calculation for memory address has been better optimized by the vectorizing compiler. The simple re-write using intrinsics is not optimized.

The vectorizing compiler loop has five instructions, but the hand-coded loop has ten instructions. As the instructions in the inner loop will be run the most, the vectorizing compiler version will run significantly faster than the hand-coded version.

Code shown in box [3] is the cleanup code for the last results in the array. This code is effectively the same from both the NEON intrinsics and vectorizing compiler.

Code shown in box [2] is the reduction code. This code shows a typical optimization opportunity. The compiler knows which NEON instructions are available and picks the best ones for the task. In the hand-coded NEON intrinsics case, the vgetq_lane_s32 instruction is used to get each lane and then scalar addition is performed. Although it is algorithmically correct, it is better to use a vector addition and retrieve a single scalar value.

Code shown in box [4] is code for handling the corner case where the array is empty. The hand-coded NEON intrinsics version does not handle this corner case.

### 8.3.3 Adding inside knowledge

If \( n_{\text{coefs}} \) is always divisible by four, there is no need for the cleanup code in the intrinsics version. When using the vectorizing compiler, it is possible to inform the compiler by modifying the expression of the loop count.

For example:

```c
for (n = 0; n < n_{\text{coefs}}; n++)
```

can be changed to either one of:

- ```c
  for (n = 0; n < ((n_{\text{coefs}}/4)*4); n++)
  ```
- ```c
  for (n = 0; n < n_{\text{coefs by 4}}*4; n++)
  ```

Both expressions inform the compiler that the loop count is a multiple of four.

The second expression uses a modified variable, \( n_{\text{coefs by 4}} \), which is equal to \( n_{\text{coefs}}/4 \). This means that the caller function must pass this modified variable instead of \( n_{\text{coefs}} \) as the input argument. This makes it obvious at the function interface level and aids in correct reuse of the function.

With this modification the function code now looks like:

```c
void fir(short * y, const short *x, const short *h, int n_out, int n_{\text{coefs by 4}})
{
  int n;
  for (n = 0; n < n_{\text{out}}; n++)
  {
    int k, sum = 0;
    for(k = 0; k < n_{\text{coefs by 4}}*4; k++)
    {
      sum += h[k] * x[n - n_{\text{coefs by 4}}*4 + 1 + k];
    }
    y[n] = ((sum>>15) + 1) >> 1;
  }
}
```

The change is completely C portable and readable. Figure 8-15 on page 8-25 shows the comparison of code generated by the NEON intrinsics method and code generated by the vectorizing compiler when \( n_{\text{coefs}} \) is a multiple of 4.
Figure 8-15 Comparison of NEON intrinsics and vectorizing compiler when `n_coefs` is a multiple of 4
Appendix A
NEON Microarchitecture

This appendix lists some of the individual processors that implement the v7-A architecture profile. It contains the following topics:

- The Cortex-A5 processor on page A-2
- The Cortex-A7 processor on page A-4
- The Cortex-A8 processor on page A-5
- The Cortex-A9 processor on page A-9
- The Cortex-A15 processor on page A-11.
A.1 The Cortex-A5 processor

The Cortex-A5 processor supports all ARMv7-A architectural features, including the TrustZone Security Extensions and the NEON Media Processing Engine. It is extremely area and power efficient, but has lower maximum performance than other Cortex-A series processors. Both single-core and multi-core versions of the Cortex-A5 processor are available.

![Diagram of a single core Cortex-A5 processor](image)

*Figure A-1 Block diagram of a single core Cortex-A5 processor*

The Cortex-A5 processor shown in Figure A-1 has a single-issue, 8-stage pipeline. It can dual-issue branches in some circumstances and contains sophisticated branch prediction logic to reduce penalties associated with pipeline refills. Both NEON and floating-point hardware support are optional. The Cortex-A5 processor VFP implements VFPv4, which adds both the half-precision extensions and the Fused Multiply Accumulate instructions to the features of VFPv3. It supports the ARM and Thumb instruction sets. The size of the level 1 instruction and data caches is configurable (by the hardware implementer) from 4KB to 64KB.

A.1.1 The Cortex-A5 Media Processing Engine

The Cortex-A5 NEON unit extends the Cortex-A5 functionality to provide support for the ARM v7 NEON and VFPv4 instruction sets. The Cortex-A5 NEON unit supports all addressing modes and data-processing operations described in the *ARM Architecture Reference Manual*. 
A.1.2 VFPv4 architecture hardware support

The Cortex-A5 NEON unit hardware supports single and double-precision add, subtract, multiply, divide, multiply and accumulate, fused multiply accumulate, and square root operations as described in the ARM VFPv4 architecture. It provides conversions between 16-bit, 32-bit, and 64-bit floating-point formats and ARM integer word formats, with special operations to perform conversions in round-towards-zero mode for high-level language support.

All instructions are available in both the ARM and Thumb instruction sets supported by the Cortex-A5 processor family.

ARMv7 deprecates the use of VFP vector mode so the Cortex-A5 hardware does not support VFP vector mode. This means that the VFP instructions cannot operate across multiple registers in the NEON register file. NEON instructions however can operate on vectors of data, where the data type can be:

- integer
- polynomial
- single-precision data.

The Cortex-A5 NEON unit provides high speed VFP operation without support code. However, if an application requires VFP vector operation, then it must use support code. See the ARM Architecture Reference Manual for information on VFP vector operation support.

If the design includes the NEON unit, then FPU is included.

The Cortex-A5 NEON unit features are:

- SIMD and scalar single-precision floating-point computation
- Scalar double-precision floating-point computation
- SIMD and scalar half-precision floating-point conversion
- SIMD 8-bit, 16-bit, 32-bit, and 64-bit signed and unsigned integer computation
- 8-bit or 16-bit polynomial computation for single-bit coefficients
- Structured data load capabilities
- A large, shared register file, addressable as:
  - thirty-two 32-bit S (single) registers
  - thirty-two 64-bit D (double) registers
  - sixteen 128-bit Q (quad) registers

See the ARM Architecture Reference manual for details of the NEON and floating-point register file.

- Instructions for:
  - addition and subtraction
  - multiplication with optional accumulation
  - maximum or minimum value driven lane selection operations
  - inverse square-root approximation
  - comprehensive data-structure load instructions, including register-bank-resident table lookup.
A.2 The Cortex-A7 processor

The Cortex-A7 MPCore processor is a high-performance, low-power processor which was announced by ARM in October 2011. It has an in-order pipeline with direct and indirect branch prediction and a number of improvements to floating point and NEON code performance. It is application compatible with the other processors described in this book. The processor is fully compatible with other Cortex-A series processor and incorporates all of the features of the high-performance Cortex-A15 processor including virtualization, Large Physical Address Extension (LPAE) NEON advanced SIMD, and AMBA 4 ACE coherency.

A.2.1 The Cortex-A7 NEON unit

The Cortex-A7 NEON unit includes the following features:

- SIMD and scalar single-precision floating-point computation
- Scalar double-precision floating-point computation
- SIMD and scalar half-precision floating-point conversion
- SIMD 8-bit, 16-bit, 32-bit, and 64-bit signed and unsigned integer computation
- 8-bit or 16-bit polynomial computation for single-bit coefficients
- Structured data load capabilities
- A large, shared register file, addressable as:
  - thirty-two 32-bit S (single) registers
  - thirty-two 64-bit D (double) registers
  - sixteen 128-bit Q (quad) registers

See the ARM Architecture Reference manual for details of the NEON and floating-point register file.

- Operations for:
  - addition and subtraction
  - multiplication with optional accumulation
  - maximum or minimum value driven lane selection operations
  - inverse square-root approximation
  - comprehensive data-structure load instructions, including register-bank-resident table lookup.
A.3 The Cortex-A8 processor

The Cortex-A8 processor was the first to implement the ARMv7-A architecture profile. It is available in a number of different devices, including the S5PC100 from Samsung, the OMAP3530 from Texas Instruments and the i.MX515 from Freescale. A wide range of device performances are available, with some giving clock speeds of more than 1GHz.

The Cortex-A8 processor has a considerably more complex micro-architecture compared with previous ARM processors. Its integer processor has dual symmetric, 13-stage instruction pipelines, with in-order issue of instructions. The NEON pipeline has an additional 10 pipeline stages, supporting both integer and floating-point 64-bit or 128-bit SIMD. VFPv3 floating-point is supported, as is Jazelle-RCT.

Figure A-2 is a block diagram showing the internal structure of the Cortex-A8 processor, including the pipelines:

The separate instruction and data level 1 caches are 16KB or 32KB in size. They are supplemented by an integrated, unified level 2 cache, which can be up to 1MB in size, with a 16-word line length. The level 1 data cache and level 2 cache both have a 128-bit wide data interface to the processor. The level 1 data cache is virtually indexed, but physically tagged, while level 2 uses physical addresses for both index and tags. Data used by the NEON unit is not allocated to L1 by default (although the NEON unit can read and write data that is already in the L1 data cache).
A.3.1 The Cortex-A8 Media Processing Engine

The Cortex-A8 processor’s NEON unit pipeline starts at the end of the main integer pipeline. As a result, all exceptions and branch mispredictions are resolved before instructions reach it. More importantly, there is a zero load-use penalty for data in the Level-1 cache. The ARM integer unit generates the addresses for NEON load and store instructions as they pass through the pipeline, thus allowing data to be fetched from the Level-1 cache before it is required by a NEON data processing operation. Deep instruction and load-data buffering between the NEON unit, the ARM integer unit and the memory system allow the latency of Level-2 accesses to be hidden for streamed data. A store buffer prevents NEON store instructions from blocking the pipeline and detects address collisions with the ARM integer unit accesses and NEON load instructions.

The NEON unit is decoupled from the main ARM integer pipeline by the NEON Instruction Queue (NIQ). The 10-stage NEON pipeline begins at the end the ARM integer pipeline.

The NEON unit has:

- 128-bit wide load and store paths to the Level-1 and Level-2 cache, and supports streaming from both.

- Three SIMD integer pipelines.
  - Integer multiply and accumulate pipeline (MAC)
  - Integer Shift pipeline
  - Integer ALU pipeline.

- A load-store/permute pipeline.
  - Load and store of NEON data
  - Data transfers to and from the integer unit
  - Data permute operations such as interleave and de-interleave.

- Two SIMD single-precision floating-point pipelines.
  - Multiply pipeline
  - Add pipeline.

- A separate non-pipelined Vector Floating-Point unit (VFPLite) implementation of the ARM VFPv3 Floating Point Specification targeted for medium performance IEEE 754 compliant floating point support.
  
  VFPLite provides backwards compatibility with existing ARM floating point code and to provide IEEE 754 compliant single and double precision arithmetic.

NEON instructions are issued and retired in-order. A data processing instruction is either a NEON integer instruction or a NEON floating-point instruction.

The ARM Instruction Execute Unit can issue up to two valid instructions to the NEON unit each clock cycle, but the Cortex-A8 NEON unit does not parallel issue two data-processing instructions. This is to avoid the area overhead of duplicating the data-processing functional blocks, and to avoid timing critical paths and complexity overhead associated with the muxing of the read and write register ports.

Since all mispredicts and exceptions have been resolved in the ARM integer unit, an instruction issued to the NEON unit must complete as it cannot generate exceptions.
A.3.2 Cortex-A8 Data memory access

The Cortex-A8 processor has a 64-bit interface to the L1 cache. Normal memory allocates in the L1 cache.

The NEON unit has a 128-bit interface to L1 cache and L2 cache.
- Allocates to L1 cache or L2 cache (controlled by L1NEON bit in CP15).
  (Accesses can still hit L1 cache with L1NEON disabled)
- Hazards between NEON data and ARM data accesses are resolved on cache line granularity.

ARM recommends that you maximize performance for NEON data accesses by:
- Avoid mixing ARM data and NEON data accesses to the same cache line.
- Consider using NEON code for memory copy routines. This results in higher bandwidth and can prevent L1 cache pollution.

The separate instruction and data level 1 caches are 16KB or 32KB in size. They are supplemented by an integrated, unified level 2 cache, which can be up to 1MB in size, with a 16-word line length. The level 1 data cache and level 2 cache both have a 128-bit wide data interface to the processor. Data used by the NEON unit is not allocated to L1 by default. Although the NEON unit can read and write data that is already in the L1 data cache.

The Cortex-A8 processor can dual issue NEON instructions in the following circumstances:
- No register or data dependencies
- One instruction is data processing, the other is one of the following
  - a Load or Store instruction
    VLD1.8  {D0}, [R1]!
    VMLAL.S8  Q2, D3, D2
  - an ARM – NEON data transfer (either direction)
    VEXT.8  D0, D1, D2, #1
    VSUB.16  D3, D4, D5
- a permute instruction

A.3.3 Cortex-A8 specific pipeline hazards

The Cortex-A8 NEON unit operates several pipeline stages after the ARM integer pipeline. It receives instructions from the ARM pipeline through a FIFO. Transfer of data from ARM register to NEON register is quick, but moving data from the NEON pipeline to ARM using an MRC takes 20 cycles.

The NEON unit also has its own load and store unit separate from that of the ARM load and store, with scope to bypass the level 1 cache. To avoid data hazards due to out-of-order memory accesses, there is special hardware to detect such cases and to resolve them. If both NEON and ARM units perform load or store instructions to addresses within the same cache line, a delay of around 20 cycles is required to resolve ordering issues.

These delays can be avoided with careful coding. Firstly, we must try to minimize a combination of ARM memory accesses and NEON memory accesses to the same region of memory. It can still be sensible to store a NEON result to memory and then load the result into an ARM general-purpose register from memory. If we do not need the result immediately, it should be
possible to hide the 20 cycle latency by having the ARM do some other work before it attempts the load. This is better than using direct NEON register to ARM register transfer, which always incurs a penalty because the Cortex-A8 pipeline stalls.

Most compilers use a softfp calling convention to pass arguments and return values in ARM general-purpose registers. To return a float value therefore requires passing a value from a NEON register into ARM general-purpose registers, incurring the 20 cycle delay. A way to avoid this problem is to try to inline such functions or use hard float linkage.

Conditional branches that depend upon floating point values can also incur this penalty. Although the floating point unit has its own logic to evaluate comparisons and set flags, the contents of this register must be transferred to the ARM to take a conditional branch and this incurs a penalty.
A.4 The Cortex-A9 processor

The Cortex-A9 MPCore processor and the Cortex-A9 uniprocessor provide higher performance than the Cortex-A5 or Cortex-A8 processors, with clock speeds in excess of 1GHz and performance of 2.5DMIPS/MHz. The ARM, Thumb, Thumb-2, TrustZone, Jazelle-RCT and DBX technologies are all supported.

The level 1 cache system provides hardware support for cache coherency for between one and four processors for multi-core software. A level 2 cache is optionally connected outside of the processor. ARM supplies a level 2 cache controller (PL310/L2C-310) which supports caches of up to 8MB in size.

The processor also contains an integrated interrupt controller, an implementation of the ARM Generic Interrupt Controller (GIC) architecture specification. This can be configured to provide support for up to 224 interrupt sources.

A.4.1 The Cortex-A9 Media Processing Engine

The Cortex-A9 NEON unit features are:

- SIMD and scalar single-precision floating-point computation.
- Scalar double-precision floating-point computation.
- SIMD and scalar half-precision floating-point conversion.
- 8-bit, 16-bit, 32-bit, and 64-bit signed and unsigned integer SIMD computation.
- 8-bit or 16-bit polynomial computation for single-bit coefficients.
• Structured data load capabilities.
• Dual issue with Cortex-A9 processor ARM or Thumb instructions.
• Independent pipelines for VFPv3 and Advanced SIMD instructions.
• Large, shared register file, addressable as:
  — Thirty-two 32-bit S (single) registers.
  — Thirty-two 64-bit D (double) registers.
  — Sixteen 128-bit Q (quad) registers.
• High-performance SIMD vector operations for:
  — Unsigned and signed integers
  — Single bit coefficient polynomials
  — Single-precision floating-point values.

The Cortex-A9 implemented the following new SIMD features over earlier Cortex processors:

**Half-precision floating-point value conversion.**

The half-precision floating-point value conversion adds support for both IEEE and the common graphic representation, referred to as alternative-half-precision representation, of 16-bit floating-point values. This provides a smaller memory footprint for applications requiring large numbers of lower-precision floating-point values to be stored, while avoiding the overhead of conversion in software.

Additional VFP and Advanced SIMD instructions enable conversion of both individual values and vectors of values to and from single-precision floating-point representation. These values can then be processed using the rest of the VFP and Advanced SIMD instructions.

**Independent Advanced SIMD and VFP disable.**

The independent Advanced SIMD disables permit Cortex-A9 implementations with Cortex-A9 NEON unit to behave as though only the VFP extension were present. This lets you enable optimal operating-system task scheduling between Cortex-A9 multi-core clusters containing both Cortex-A9 NEON unit and floating-point only units.

The Cortex-A9 processor provides support for preventing use of this feature through Non-secure access.

**Dynamically configurable NEON register file size.**

The dynamically configurable NEON register file size provides additional support for both VFPv3-D16 and VFPv3-D32 mixed multiprocessor clusters. Cortex-A9 NEON unit implements thirty-two 64-bit double-precision registers. VFP-only implementations are only required to support sixteen double-precision registers. This register file disable control enables emulation of a 16-entry double-precision register file, providing both enhanced compatibility and more flexible task scheduling.

Additional control is provided in the Non-Secure Access Control Register.
A.5 The Cortex-A15 processor

The Cortex-A15 MPCore processor has very high performance and improved floating-point performance. It is application compatible with the other ARM processors described in this document.

The Cortex-A15 MPCore processor introduces new capabilities, including support for full hardware virtualization and Large Physical Address Extension (LPAE), that enable addressing of up to 1TB of memory.

This section describes the LPAE extension and provide an introduction to virtualization.

![Block diagram of a single-core Cortex-A15 processor](image)

The Cortex-A15 MPCore processor has the following features:

- An out-of-order superscalar pipeline.
- 32kB L1 Instruction and 32kB L1 Data caches.
- Tightly-coupled low-latency level-2 cache (up to 4MB in size).
- Improved floating-point and NEON code performance.
- Full hardware virtualization.
- Large Physical Address Extension (LPAE) addressing up to 1TB of memory.
- Error correction capability for fault-tolerance and soft-fault recovery.
- Multi-core 1-4X SMP within a single-core cluster.
- Multiple coherent multi-core clusters through AMBA4 technology.
- AMBA4 Cache Coherent Interconnect (CCI) allowing full cache coherency between multiple Cortex-A15 MPCore processors.
### A.5.1 The Cortex-A15 Media Processing Engine

The Cortex-A15 can be configured at manufacture to support different levels of SIMD and VFP:

- **NEON technology** is the implementation of the Advanced SIMD extension to the ARMv7-A architecture profile. It provides support for integer and floating-point vector operations. The Cortex-A15 supports all addressing modes, data types, and operations in the Advanced SIMDv2 instruction set.

- **VFP** is the vector floating-point extension to the ARMv7-A architecture profile. It provides low-cost high performance floating-point computation. The processor supports all addressing modes, data types, and operations in the VFPv4 extension with version 3 of the Common VFP sub-architecture. The processor implements VFPv4-D32.

In the Cortex-A15 VFP implementation:

- All scalar operations are implemented entirely in hardware, with support for all combinations of rounding modes, flush-to-zero, and default NaN modes.
- Vector operations are not supported. Any attempt to execute a vector operation results in an Undefined Instruction exception. If an application requires VFP vector operation, then it must use VFP support code. See the ARM Architecture Reference Manual for information on VFP vector operation support.
- The Cortex-A15 VFP implementation does not generate asynchronous VFP exceptions.

**Note**

- From reset, both the Advanced SIMD and VFP extensions are disabled.
- Any attempt to execute either an Advanced SIMD or VFP instruction results in an Undefined Instruction exception being taken.
- Coprocessor registers CP10 and CP11 control software access to the Advanced SIMD and VFP features.
- The Advanced SIMD and VFP can be configured to only be available in Secure state.
Appendix B  
Operating System Support

This appendix describes the NEON and VFP system registers that are accessible in all implementations of NEON architecture and VFP. It contains the following topics:

- *FPSCR, the floating-point status and control register* on page B-2.
- *FPEXC, the floating-point exception register* on page B-4.
- *FPSID, the floating-point system ID register* on page B-5.
- *MVFR0/1 Media and VFP Feature Registers* on page B-6.

Some NEON and VFP implementations might have additional registers.
B.1 FPSCR, the floating-point status and control register

The FPSCR contains all the user-level NEON and VFP status and control bits. The NEON unit only uses bits [31:27]. The bits are used as follows:

**bits [31:28]** Are the N, Z, C, and V flags. These are the NEON and VFP status flags. They cannot be used to control conditional execution until they have been copied into the status flags in the CPSR.

**bit [27]** Is the QC, cumulative saturation flag. This is set if saturation occurs in NEON saturating instructions.

**bit [25]** Is the Default NaN (DN) mode control bit:
- 0: Disabled. NaN operands propagate through to the output of a floating-point operation.
- 1: Enabled. Any operation involving one or more NaNs returns the Default NaN.

--- Note ---
The NEON unit always uses the Default NaN enabled setting regardless of this bit.

---

**bit [24]** Is the flush-to-zero mode control bit:
- 0: Flush-to-zero mode is disabled.
- 1: Flush-to-zero mode is enabled.

Flush-to-zero mode can provide greater performance, depending on your hardware and software, at the expense of loss of range.

--- Note ---
The NEON unit always uses flush-to-zero mode regardless of this bit. Flush-to-zero mode must not be used when IEEE 754 compatibility is a requirement.

---

**bit [23:22]** Control rounding mode as follows:
- 0b00: Round to Nearest (RN) mode.
- 0b01: Round towards Plus infinity (RP) mode.
- 0b10: Round towards Minus infinity (RM) mode.
- 0b11: Round towards Zero (RZ) mode.

--- Note ---
The NEON unit always uses the Round to Nearest mode regardless of these bits.

---

**bit [21:20]** STRIDE is the distance between successive values in a vector. Stride is controlled as follows:
- 0b00: STRIDE = 1.
- 0b11: STRIDE = 2.

--- Note ---
The use of vector mode is deprecated. Set STRIDE to 1.
bit [18:16] LEN is the number of registers used by each vector. It is 1 + the value of bits[18:16]:

0b000 LEN = 1.
...
0b111 LEN = 8.

Note The use of vector mode is deprecated. Set LEN to 1.

bit [15, 12:8] Are the exception trap enable bits:

IDE input denormal exception enable.
IXE inexact exception enable.
UFE underflow exception enable.
OFE overflow exception enable.
DZE division by zero exception enable
OFE invalid operation exception enable.

This document does not cover the use of floating-point exception trapping. For information see the technical reference manual.

bit [7, 4:0] Are the cumulative exception bits:

IDC input denormal exception.
IXC inexact exception.
UFC underflow exception
OFC overflow exception
DZC division by zero exception
OFC invalid operation exception

all other bits Are unused in the basic NEON and VFP specification. They can be used in particular implementations. Do not modify these bits except in accordance with any use in a particular implementation.

To change some bits without affecting other bits, use a read-modify-write procedure.
FPEXC, the floating-point exception register

You can only access the FPEXC in privileged software execution. It contains the following bits:

**bit [31]**  
Is the EX bit. You can read it in all NEON or VFP implementations. In some implementations you might also be able to write to it.  
If the value is 0, the only significant state in the NEON or VFP system is the contents of the NEON and floating-point registers, FPSCR, and FPEXC.  
If the value is 1, you require implementation-specific information to save state.

**bit [30]**  
Is the EN bit. You can read and write it in all NEON or VFP implementations.  
If the value is 1, the NEON unit (if present) and VFP (if present) are enabled and operate normally.  
If the value is 0, the NEON unit and VFP are disabled. When they are disabled, you can read or write the FPSID or FPEXC registers, but other NEON or VFP instructions are treated as Undefined Instructions.

**bits [29:0]**  
Might be used by particular implementations of VFP. You can use the VFP instructions without accessing these bits.  
You must not alter these bits except in accordance with their use in a particular implementation.  
To change some bits without affecting other bits, use a read-modify-write procedure.
B.3 FPSID, the floating-point system ID register

The FPSID is a read-only register. You can read it to find out which implementation of the NEON architecture your program is running on:

- **bits [31:24]** Implementer code
- **bit [23]** 0 for hardware coprocessor, 1 for software implementation
- **bits [22:16]** Sub-architecture version number.
- **bits [15:8]** Implementation defined part number
- **bits [7:4]** Implementation defined variant number
- **bits [3:0]** Implementation defined revision number.
B.4 MVFR0/1 Media and VFP Feature Registers

The MVFR0/1 is a read-only register. It provides information about the VFP and SIMD architecture on the processor. The register is available even on processors that do not have the NEON unit or VFP.
Appendix C
NEON and VFP Instruction Summary

This appendix summarizes the NEON and VFP assembly language instructions.

The following topic lists all NEON and VFP assembly language instructions:
• List of all NEON and VFP instructions on page C-2

The following topics list instructions based on the instruction shape:
• List of doubling instructions on page C-7
• List of halving instructions on page C-8
• List of widening or long instructions on page C-9
• List of narrowing instructions on page C-10
• List of rounding instructions on page C-11
• List of saturating instructions on page C-12.

The following topics describe instructions based on the functional categories:
• NEON general data processing instructions on page C-14
• NEON shift instructions on page C-25
• NEON logical and compare operations on page C-31
• NEON arithmetic instructions on page C-41
• NEON multiply instructions on page C-55
• NEON load and store instructions on page C-60
• VFP instructions on page C-67
• NEON and VFP pseudo-instructions on page C-73.
C.1 List of all NEON and VFP instructions

For each instruction, this appendix provides a description of the syntax, operands and behavior. Not all usage restrictions are documented here, and the associated binary encoding is not shown.

If more detail about the precise operation of an instruction is required, see the ARM Architecture Reference Manual, or to ARM Compiler Toolchain Assembler Reference and similar documents which can be found at http://infocenter.arm.com/help/index.jsp.

Within each group, instructions are listed alphabetically.

Table C-1 shows an alphabetic listing of all NEON and VFP instructions, and shows which section of this appendix describes them and which instruction sets support the instruction.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>V(Q){R}SHL</td>
<td>V{Q}/R/SHL on page C-26</td>
<td>NEON</td>
</tr>
<tr>
<td>V(Q)ABS</td>
<td>V{Q}/ABS on page C-42</td>
<td>NEON</td>
</tr>
<tr>
<td>V(Q)ADD</td>
<td>V{Q}ADD, VADDL, VADDW on page C-43</td>
<td>NEON</td>
</tr>
<tr>
<td>V(Q)MOVN</td>
<td>VMOV, V{Q}/MOVN, VQMOVUN on page C-19</td>
<td>NEON</td>
</tr>
<tr>
<td>V(Q)SUB</td>
<td>V{Q}/SUB, VSUBL and VSUBW on page C-53</td>
<td>NEON</td>
</tr>
<tr>
<td>V(R)ADDHN</td>
<td>V{R}/ADDHN on page C-44</td>
<td>NEON</td>
</tr>
<tr>
<td>V(R)HADD</td>
<td>V{R}/HADD on page C-46</td>
<td>NEON</td>
</tr>
<tr>
<td>V{R}SHR{N}</td>
<td>V{R}/SHR{N}, V{R}/SRA on page C-26</td>
<td>NEON</td>
</tr>
<tr>
<td>V(R)SRA</td>
<td>V{R}/SHR{N}, V{R}/SRA on page C-26</td>
<td>NEON</td>
</tr>
<tr>
<td>V(R)SUBHN</td>
<td>V{R}/SUBHN on page C-54</td>
<td>NEON</td>
</tr>
<tr>
<td>VABA{L}</td>
<td>VABA{L} on page C-41</td>
<td>NEON</td>
</tr>
<tr>
<td>VABD{L}</td>
<td>VABD{L} on page C-41</td>
<td>NEON</td>
</tr>
<tr>
<td>VABS</td>
<td>V{Q}/ABS on page C-42</td>
<td>VFP</td>
</tr>
<tr>
<td>VACGE</td>
<td>VACGE and VACGT on page C-31</td>
<td>NEON</td>
</tr>
<tr>
<td>VACGT</td>
<td>VACGE and VACGT on page C-31</td>
<td>NEON</td>
</tr>
<tr>
<td>VACLE</td>
<td>VACLE and VAFLT on page C-73</td>
<td>NEON</td>
</tr>
<tr>
<td>VACLT</td>
<td>VACLE and VAFLT on page C-73</td>
<td>NEON</td>
</tr>
<tr>
<td>VADD</td>
<td>V{Q}/ADD, VADDL, VADDW on page C-43</td>
<td>VFP</td>
</tr>
<tr>
<td>VADDL</td>
<td>V{Q}/ADD, VADDL, VADDW on page C-43</td>
<td>NEON</td>
</tr>
<tr>
<td>VADDW</td>
<td>V{Q}/ADD, VADDL, VADDW on page C-43</td>
<td>NEON</td>
</tr>
<tr>
<td>VAND</td>
<td>VAND on page C-31</td>
<td>NEON</td>
</tr>
<tr>
<td></td>
<td>VAND (immediate) on page C-73</td>
<td>NEON</td>
</tr>
<tr>
<td>VBIC</td>
<td>VBIC (immediate) on page C-32</td>
<td>NEON</td>
</tr>
<tr>
<td>VBI F</td>
<td>VBI F on page C-33</td>
<td>NEON</td>
</tr>
</tbody>
</table>
### Table C-1 NEON (Advanced SIMD) and VFP instructions (continued)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>VBIT</td>
<td>VBIT on page C-34</td>
<td>NEON</td>
</tr>
<tr>
<td>VBSL</td>
<td>VBSL on page C-34</td>
<td>NEON</td>
</tr>
<tr>
<td>VCEQ</td>
<td>VCEQ, VCGE, VCGT, VCLE, and VCLT on page C-34</td>
<td>NEON</td>
</tr>
<tr>
<td>VCGE</td>
<td>VCEQ, VCGE, VCGT, VCLE, and VCLT on page C-34</td>
<td>NEON</td>
</tr>
<tr>
<td>VCGT</td>
<td>VCEQ, VCGE, VCGT, VCLE, and VCLT on page C-34</td>
<td>NEON</td>
</tr>
<tr>
<td>VCLE</td>
<td>VCEQ, VCGE, VCGT, VCLE, and VCLT on page C-34</td>
<td>NEON</td>
</tr>
<tr>
<td>VCLE and VCLT</td>
<td>VCEQ, VCGE, VCGT, VCLE, and VCLT on page C-34</td>
<td>NEON</td>
</tr>
<tr>
<td>VCLT</td>
<td>VCLT on page C-34</td>
<td>NEON</td>
</tr>
<tr>
<td>VCLZ</td>
<td>VCLZ on page C-34</td>
<td>NEON</td>
</tr>
<tr>
<td>VOIP</td>
<td>VOIP (Floating-point compare) on page C-67</td>
<td>VFP</td>
</tr>
<tr>
<td>VCNT</td>
<td>VCNT on page C-67</td>
<td>NEON</td>
</tr>
<tr>
<td>VCVT</td>
<td>VCVT (fixed-point or integer to floating-point) on page C-14</td>
<td>NEON</td>
</tr>
<tr>
<td>VCVT</td>
<td>VCVT (between half-precision and single-precision floating-point) on page C-15</td>
<td>NEON</td>
</tr>
<tr>
<td>VCVT</td>
<td>VCVT (between single-precision and double-precision) on page C-68</td>
<td>VFP</td>
</tr>
<tr>
<td>VCVT</td>
<td>VCVT (between floating-point and integer) on page C-68</td>
<td>VFP</td>
</tr>
<tr>
<td>VCVT</td>
<td>VCVT (between floating-point and fixed-point) on page C-68</td>
<td>VFP</td>
</tr>
<tr>
<td>VCVTB</td>
<td>VCVTB, VCVTT (half-precision extension) on page C-69</td>
<td>VFP</td>
</tr>
<tr>
<td>VCVTT</td>
<td>VCVTB, VCVTT (half-precision extension) on page C-69</td>
<td>VFP</td>
</tr>
<tr>
<td>VDIV</td>
<td>VDIV on page C-69</td>
<td>VFP</td>
</tr>
<tr>
<td>VDUP</td>
<td>VDUP on page C-15</td>
<td>NEON</td>
</tr>
<tr>
<td>VEOA</td>
<td>VEOA on page C-36</td>
<td>NEON</td>
</tr>
<tr>
<td>VEXT</td>
<td>VEXT on page C-16</td>
<td>NEON</td>
</tr>
<tr>
<td>VFMA</td>
<td>VFMA, VFMS on page C-55</td>
<td>NEON</td>
</tr>
<tr>
<td>VFMA, VFMS, VFNMA, VFNMS (Fused floating-point multiply accumulate and fused floating-point multiply subtract with optional negation) on page C-70</td>
<td>VFP</td>
<td></td>
</tr>
<tr>
<td>VFMS</td>
<td>VFMA, VFMS on page C-55</td>
<td>NEON</td>
</tr>
<tr>
<td>VFMA, VFMS, VFNMA, VFNMS (Fused floating-point multiply accumulate and fused floating-point multiply subtract with optional negation) on page C-70</td>
<td>VFP</td>
<td></td>
</tr>
<tr>
<td>Instruction</td>
<td>Section</td>
<td>Instruction set</td>
</tr>
<tr>
<td>-------------</td>
<td>---------</td>
<td>-----------------</td>
</tr>
<tr>
<td>VFNMA</td>
<td>VFMA, VFMS, VFNMA, VFNMS (Fused floating-point multiply accumulate and fused floating-point multiply subtract with optional negation) on page C-70</td>
<td>VFP</td>
</tr>
<tr>
<td>VFNMS</td>
<td>VFMA, VFMS, VFNMA, VFNMS (Fused floating-point multiply accumulate and fused floating-point multiply subtract with optional negation) on page C-70</td>
<td>VFP</td>
</tr>
<tr>
<td>VHSUB</td>
<td>VHSUB on page C-47</td>
<td>NEON</td>
</tr>
<tr>
<td>VLD</td>
<td>VLDn and VSTn (single n-element structure to one lane) on page C-61</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VLD</td>
<td>VLDn (single n-element structure to all lanes) on page C-62</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VLD</td>
<td>VLDn and VSTn (multiple n-element structures) on page C-63</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VLDIM</td>
<td>VLDM, VSTM, VPOP, and VPUSH on page C-65</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VLDIM</td>
<td>VLDR and VSTR on page C-64</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VMAX</td>
<td>VMAX and VMIN on page C-48</td>
<td>NEON</td>
</tr>
<tr>
<td>VMIN</td>
<td>VMAX and VMIN on page C-48</td>
<td>NEON</td>
</tr>
<tr>
<td>VMLA</td>
<td>VMUL, VMLA, VMLS, VNMLA, and VNMLS on page C-71</td>
<td>VFP</td>
</tr>
<tr>
<td>VMLA{L}</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} (by scalar) on page C-57</td>
<td>NEON</td>
</tr>
<tr>
<td>VMLS</td>
<td>VMUL, VMLA, VMLS, VNMLA, and VNMLS on page C-71</td>
<td>VFP</td>
</tr>
<tr>
<td>VMLS{L}</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} (by scalar) on page C-57</td>
<td>NEON</td>
</tr>
<tr>
<td>VMOV</td>
<td>VMOV (immediate) on page C-17</td>
<td>NEON</td>
</tr>
<tr>
<td>VMOV</td>
<td>VMOV on page C-36</td>
<td>NEON</td>
</tr>
<tr>
<td>VMOV</td>
<td>VMOV on page C-70</td>
<td>VFP</td>
</tr>
<tr>
<td>VMOV</td>
<td>VMOV on page C-71</td>
<td>VFP</td>
</tr>
<tr>
<td>VMOV</td>
<td>VMOV (between two ARM registers and a NEON register) on page C-65</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VMOV</td>
<td>VMOV (between an ARM register and a NEON scalar) on page C-66</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VMOV2</td>
<td>VMOV2 on page C-75</td>
<td>NEON</td>
</tr>
<tr>
<td>VMOV/L</td>
<td>VMOV, VQMOVN, VQMOVUN on page C-19</td>
<td>NEON</td>
</tr>
<tr>
<td>VMRS, VMSR</td>
<td>VMRS and VMSR (between an ARM register and a NEON or VFP system register) on page C-66</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VMUL</td>
<td>VMUL, VMLA, VMLS, VNMLA, and VNMLS on page C-71</td>
<td>VFP</td>
</tr>
</tbody>
</table>
**Table C-1 NEON (Advanced SIMD) and VFP instructions (continued)**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>VMUL {L}</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} on page C-56</td>
<td>NEON</td>
</tr>
<tr>
<td>VMUL {L}</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} (by scalar) on page C-57</td>
<td>NEON</td>
</tr>
<tr>
<td>VMVN</td>
<td>VMVN on page C-18</td>
<td>NEON</td>
</tr>
<tr>
<td>VMVN</td>
<td>VMVN on page C-37</td>
<td>NEON</td>
</tr>
<tr>
<td>VNEG</td>
<td>VNEG on page C-71</td>
<td>VFP</td>
</tr>
<tr>
<td>V(Q)NEG</td>
<td>V(Q)NEG on page C-48</td>
<td>NEON</td>
</tr>
<tr>
<td>VM MLA</td>
<td>VMUL, VMLA, VMLS, VNMUL, VNMLA, and VN MLS on page C-71</td>
<td>VFP</td>
</tr>
<tr>
<td>VM MLS</td>
<td>VMUL, VMLA, VMLS, VNMUL, VNMLA, and VN MLS on page C-71</td>
<td>VFP</td>
</tr>
<tr>
<td>VM NUL</td>
<td>VMUL, VMLA, VMLS, VNMUL, VNMLA, and VN MLS on page C-71</td>
<td>VFP</td>
</tr>
<tr>
<td>VORN</td>
<td>VORN on page C-37</td>
<td>NEON</td>
</tr>
<tr>
<td>VORN</td>
<td>VORN (immediate) on page C-75</td>
<td>NEON</td>
</tr>
<tr>
<td>VORR</td>
<td>VORR (immediate) on page C-38</td>
<td>NEON</td>
</tr>
<tr>
<td>VORR</td>
<td>VORR (register) on page C-39</td>
<td>NEON</td>
</tr>
<tr>
<td>VPAD AL</td>
<td>VPADD{L}, VP ADAL on page C-48</td>
<td>NEON</td>
</tr>
<tr>
<td>VP AD D{L}</td>
<td>VPADD{L}, VP ADAL on page C-48</td>
<td>NEON</td>
</tr>
<tr>
<td>VPMAX</td>
<td>VPMAX and VPMIN on page C-50</td>
<td>NEON</td>
</tr>
<tr>
<td>VPM IN</td>
<td>VPMAX and VPMIN on page C-50</td>
<td>NEON</td>
</tr>
<tr>
<td>VPOP</td>
<td>VLDM, VSTM, VPOP, and VPUSH on page C-65</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VPUSH</td>
<td>VLDM, VSTM, VPOP, and VPUSH on page C-65</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VQ (R) DMUL H</td>
<td>VQ(R)DMULH (by vector or by scalar) on page C-58</td>
<td>NEON</td>
</tr>
<tr>
<td>VQ (R) SHR {U} N</td>
<td>VQ(R)SHR{U}N on page C-28</td>
<td>NEON</td>
</tr>
<tr>
<td>VQ DML AL</td>
<td>VQ D MULL, VQ DM LAL, and VQ D M L S L (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQ DML SL</td>
<td>VQ D MULL, VQ DM LAL, and VQ D M L S L (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQ D M UL</td>
<td>VQ D MULL, VQ DM LAL, and VQ D M L S L (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQ MOV UN</td>
<td>VMOVL, V{Q}MOVN, VQM O V UN on page C-19</td>
<td>NEON</td>
</tr>
<tr>
<td>VQ S HL</td>
<td>VSHL, VQSHL, VQ SHLU, and VSHLL (by immediate) on page C-25</td>
<td>NEON</td>
</tr>
<tr>
<td>VQ S HL U</td>
<td>VSHL, VQSHL, VQSHLU, and VSHLL (by immediate) on page C-25</td>
<td>NEON</td>
</tr>
</tbody>
</table>
Table C-1 NEON (Advanced SIMD) and VFP instructions (continued)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>VRECPE</td>
<td>VRECPE on page C-50</td>
<td>NEON</td>
</tr>
<tr>
<td>VRECP S</td>
<td>VRECP S on page C-51</td>
<td>NEON</td>
</tr>
<tr>
<td>VREV</td>
<td>VREV on page C-20</td>
<td>NEON</td>
</tr>
<tr>
<td>VRSQRTE</td>
<td>VRSQRTE on page C-51</td>
<td>NEON</td>
</tr>
<tr>
<td>VRSQRT S</td>
<td>VRSQRT S on page C-52</td>
<td>NEON</td>
</tr>
<tr>
<td>VSHL</td>
<td>V{Q}{R}SHL on page C-26</td>
<td>NEON</td>
</tr>
<tr>
<td>VSHLL</td>
<td>VSHL, VQSHL, VQSHLU, and VSHLL (by immediate) on page C-25</td>
<td>NEON</td>
</tr>
<tr>
<td>VSLI</td>
<td>VSLI on page C-28</td>
<td>NEON</td>
</tr>
<tr>
<td>VSQRT</td>
<td>VSQRT on page C-72</td>
<td>VFP</td>
</tr>
<tr>
<td>VSRI</td>
<td>VSRI on page C-29</td>
<td>NEON</td>
</tr>
<tr>
<td>VST</td>
<td>VLDn and VSTn (single n-element structure to one lane) on page C-61</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VST</td>
<td>VLDn (single n-element structure to all lanes) on page C-62</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VST</td>
<td>VLDn and VSTn (multiple n-element structures) on page C-63</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VSTM</td>
<td>VLDM, VSTM, VPOP, and VPUSH on page C-65</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VSTR</td>
<td>VLDR and VSTR on page C-64</td>
<td>NEON, VFP</td>
</tr>
<tr>
<td>VSUB</td>
<td>VSUB on page C-72</td>
<td>VFP</td>
</tr>
<tr>
<td>VSUBL</td>
<td>V(Q)SUB, VSUBL and VSUBW on page C-53</td>
<td>NEON</td>
</tr>
<tr>
<td>VSUBW</td>
<td>V(Q)SUB, VSUBL and VSUBW on page C-53</td>
<td>NEON</td>
</tr>
<tr>
<td>VSWP</td>
<td>VSWP on page C-20</td>
<td>NEON</td>
</tr>
<tr>
<td>VTBL</td>
<td>VTBL on page C-21</td>
<td>NEON</td>
</tr>
<tr>
<td>VTBX</td>
<td>VTBX on page C-21</td>
<td>NEON</td>
</tr>
<tr>
<td>VTRN</td>
<td>VTRN on page C-22</td>
<td>NEON</td>
</tr>
<tr>
<td>VTST</td>
<td>VTST on page C-39</td>
<td>NEON</td>
</tr>
<tr>
<td>VUZP</td>
<td>VUZP on page C-23</td>
<td>NEON</td>
</tr>
<tr>
<td>VZIP</td>
<td>VZIP on page C-23</td>
<td>NEON</td>
</tr>
</tbody>
</table>

For each instruction there is a diagram to represent how data is transferred to or between registers. The diagrams usually show operations on D registers. If the instruction also operates on Q registers, the same diagram applies.
## C.2 List of doubling instructions

Table C-2 provides a list of doubling instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>VQDMULH</td>
<td>\textit{VQ(R)DMULH} (by vector or by scalar) on page C-58</td>
<td>NEON</td>
</tr>
<tr>
<td>VQRDMULH</td>
<td>\textit{VQ(R)DMULH} (by vector or by scalar) on page C-58</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMULL</td>
<td>\textit{VQDMULL}, \textit{VQDMLAL}, and \textit{VQDMLSL} (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMLAL</td>
<td>\textit{VQDMULL}, \textit{VQDMLAL}, and \textit{VQDMLSL} (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMLSL</td>
<td>\textit{VQDMULL}, \textit{VQDMLAL}, and \textit{VQDMLSL} (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
</tbody>
</table>
C.3 List of halving instructions

Table C-3 provides a list of halving instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>VHADD</td>
<td><em>V[R]HADD on page C-46</em></td>
<td>NEON</td>
</tr>
<tr>
<td>VRHADD</td>
<td><em>V[R]HADD on page C-46</em></td>
<td>NEON</td>
</tr>
<tr>
<td>VHSUB</td>
<td><em>VHSUB on page C-47</em></td>
<td>NEON</td>
</tr>
</tbody>
</table>
## C.4 List of widening or long instructions

Table C-4 provides a list of widening or long instructions.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>VADDW</td>
<td>V{Q}ADD, VADDL, VADDW on page C-43</td>
<td>NEON</td>
</tr>
<tr>
<td>VSUBW</td>
<td>V{Q}SUB, VSUBL and VSUBW on page C-53</td>
<td>NEON</td>
</tr>
<tr>
<td>VMOVL</td>
<td>VMOVL, V{Q}MOVN, VQMOVUN on page C-19</td>
<td>NEON</td>
</tr>
<tr>
<td>VSHLL</td>
<td>VSHL, VQSHL, VQSHLU, and VSHLL (by immediate) on page C-25</td>
<td>NEON</td>
</tr>
<tr>
<td>VABAL</td>
<td>VABA{L} on page C-41</td>
<td>NEON</td>
</tr>
<tr>
<td>VABDL</td>
<td>VABD{L} on page C-41</td>
<td>NEON</td>
</tr>
<tr>
<td>VADDL</td>
<td>V{Q}ADD, VADDL, VADDW on page C-43</td>
<td>NEON</td>
</tr>
<tr>
<td>VPADDL</td>
<td>VPADD{L}, VPADAL on page C-48</td>
<td>NEON</td>
</tr>
<tr>
<td>VPADAL</td>
<td>VPADD{L}, VPADAL on page C-48</td>
<td>NEON</td>
</tr>
<tr>
<td>VSUBL</td>
<td>V{Q}SUB, VSUBL and VSUBW on page C-53</td>
<td>NEON</td>
</tr>
<tr>
<td>VMULL</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} on page C-56</td>
<td>NEON</td>
</tr>
<tr>
<td>VMLAL</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} on page C-56</td>
<td>NEON</td>
</tr>
<tr>
<td>VMLS</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} on page C-56</td>
<td>NEON</td>
</tr>
<tr>
<td>VMULL scalar</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} (by scalar) on page C-57</td>
<td>NEON</td>
</tr>
<tr>
<td>VMLAL scalar</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} (by scalar) on page C-57</td>
<td>NEON</td>
</tr>
<tr>
<td>VMLS L scalar</td>
<td>VMUL{L}, VMLA{L}, and VMLS{L} (by scalar) on page C-57</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMULL</td>
<td>VQDMULL, VQDMLAL, and VQDMLSL (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMLAL</td>
<td>VQDMULL, VQDMLAL, and VQDMLSL (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMLSL</td>
<td>VQDMULL, VQDMLAL, and VQDMLSL (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
</tbody>
</table>
C.5 List of narrowing instructions

Table C-5 provides a list of narrowing instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>VMOVN</td>
<td>VMOV, V{Q}MOVN, VQMOVUN on page C-19</td>
<td>NEON</td>
</tr>
<tr>
<td>VQMOVN</td>
<td>VMOV, V{Q}MOVN, VQMOVUN on page C-19</td>
<td>NEON</td>
</tr>
<tr>
<td>VQMOVUN</td>
<td>VMOV, V{Q}MOVN, VQMOVUN on page C-19</td>
<td>NEON</td>
</tr>
<tr>
<td>VSHRN</td>
<td>V[R]SHR[N], V[R]SRA on page C-26</td>
<td>NEON</td>
</tr>
<tr>
<td>VRSHRN</td>
<td>V[R]SHR[N], V[R]SRA on page C-26</td>
<td>NEON</td>
</tr>
<tr>
<td>VQSHRN</td>
<td>VQ{R}SHR{U}N on page C-28</td>
<td>NEON</td>
</tr>
<tr>
<td>VQSHRUN</td>
<td>VQ{R}SHR{U}N on page C-28</td>
<td>NEON</td>
</tr>
<tr>
<td>VQRSHRN</td>
<td>VQ{R}SHR{U}N on page C-28</td>
<td>NEON</td>
</tr>
<tr>
<td>VQRSHRUN</td>
<td>VQ{R}SHR{U}N on page C-28</td>
<td>NEON</td>
</tr>
<tr>
<td>VADDHN</td>
<td>V[R]ADDHN on page C-44</td>
<td>NEON</td>
</tr>
<tr>
<td>VRADDHN</td>
<td>V[R]ADDHN on page C-44</td>
<td>NEON</td>
</tr>
<tr>
<td>VSUBHN</td>
<td>V[R]SUBHN on page C-54</td>
<td>NEON</td>
</tr>
<tr>
<td>VRSUBHN</td>
<td>V[R]SUBHN on page C-54</td>
<td>NEON</td>
</tr>
</tbody>
</table>
### C.6 List of rounding instructions

Table C-6 provides a list of rounding instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>VQRSHRN</td>
<td>VQ[R</td>
<td>SHR</td>
</tr>
<tr>
<td>VQRSHRUN</td>
<td>VQ[R</td>
<td>SHR</td>
</tr>
<tr>
<td>VCVTR</td>
<td>VCVT (between floating-point and integer) on page C-68</td>
<td>VFP</td>
</tr>
<tr>
<td>VRADDHN</td>
<td>V[R</td>
<td>ADDH</td>
</tr>
<tr>
<td>VRSHL</td>
<td>VQ[R</td>
<td>SHL on page C-26</td>
</tr>
<tr>
<td>VQRSRL</td>
<td>VQ[R</td>
<td>SHL on page C-26</td>
</tr>
<tr>
<td>VRHADD</td>
<td>V[R</td>
<td>HADD on page C-46</td>
</tr>
<tr>
<td>VRSHR</td>
<td>V[R</td>
<td>SHR</td>
</tr>
<tr>
<td>VRSHRN</td>
<td>V[R</td>
<td>SHR</td>
</tr>
<tr>
<td>VRSRA</td>
<td>V[R</td>
<td>SHR</td>
</tr>
<tr>
<td>VRSUBHN</td>
<td>V[R</td>
<td>SUBHN on page C-54</td>
</tr>
<tr>
<td>VQRDMULH</td>
<td>VQ[R</td>
<td>DMULH (by vector or by scalar) on page C-58</td>
</tr>
</tbody>
</table>
C.7 List of saturating instructions

Table C-5 on page C-10 provides a list of saturating instructions. Saturating instructions set the saturation flag in the FPSCR register if saturation occurs during its execution. Saturation flag is set for any element in the vector, and during any stage of the operation. For example in VQDMLAL, saturation can occur after either the multiplication or addition stages. Saturating instructions are specified using a Q prefix between the V and the instruction mnemonic.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Section</th>
<th>Instruction set</th>
</tr>
</thead>
<tbody>
<tr>
<td>VQSHL</td>
<td>VSHL, VQSHL, VQSULU, and VSHLL (by immediate) on page C-25</td>
<td>NEON</td>
</tr>
<tr>
<td>VQRSHL</td>
<td>V{Q}{R}SHL on page C-26</td>
<td>NEON</td>
</tr>
<tr>
<td>VQABS</td>
<td>V{Q}ABS on page C-42</td>
<td>NEON</td>
</tr>
<tr>
<td>VQADD</td>
<td>V{Q}ADD, VADDL, VADDW on page C-43</td>
<td>NEON</td>
</tr>
<tr>
<td>VQMOVN</td>
<td>VMOVL, V{Q}MOVN, VQMOVUN on page C-19</td>
<td>NEON</td>
</tr>
<tr>
<td>VQMOVUN</td>
<td>VMOVL, V{Q}MOVN, VQMOVUN on page C-19</td>
<td>NEON</td>
</tr>
<tr>
<td>VQSUB</td>
<td>V{Q}SUB, VSUBL and VSUBW on page C-53</td>
<td>NEON</td>
</tr>
<tr>
<td>VQNEG</td>
<td>V{Q}NEG on page C-48</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMULH</td>
<td>V{Q}{R}DMUH (by vector or by scalar) on page C-58</td>
<td>NEON</td>
</tr>
<tr>
<td>VQRDMULH</td>
<td>V{Q}{R}DMUH (by vector or by scalar) on page C-58</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMLAL</td>
<td>VQDMULL, VQDMLAL, and VQDMLSL (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMLSL</td>
<td>VQDMULL, VQDMLAL, and VQDMLSL (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQDMULL</td>
<td>VQDMULL, VQDMLAL, and VQDMLSL (by vector or by scalar) on page C-59</td>
<td>NEON</td>
</tr>
<tr>
<td>VQSULU</td>
<td>VSHL, VQSHL, VQSULU, and VSHLL (by immediate) on page C-25</td>
<td>NEON</td>
</tr>
<tr>
<td>VQSRHUN</td>
<td>V{Q}{R}SHR{U}N on page C-28</td>
<td>NEON</td>
</tr>
<tr>
<td>VQRSRHUN</td>
<td>V{Q}{R}SHR{U}N on page C-28</td>
<td>NEON</td>
</tr>
<tr>
<td>VQSRHN</td>
<td>V{Q}{R}SHR{U}N on page C-28</td>
<td>NEON</td>
</tr>
<tr>
<td>VQRSRHUN</td>
<td>V{Q}{R}SHR{U}N on page C-28</td>
<td>NEON</td>
</tr>
</tbody>
</table>
Saturating instructions saturate the result to the value of the upper limit or lower limit if the result overflows or underflows. The saturation limits depend on the datatype of the instruction. See Table C-8 for the ranges that NEON saturating instructions saturate to, where \( x \) is the result of the operation.

<table>
<thead>
<tr>
<th>Data type</th>
<th>Saturation range of ( x )</th>
</tr>
</thead>
<tbody>
<tr>
<td>S8</td>
<td>(-2^7 \leq x &lt; 2^7)</td>
</tr>
<tr>
<td>S16</td>
<td>(-2^{15} \leq x &lt; 2^{15})</td>
</tr>
<tr>
<td>S32</td>
<td>(-2^{31} \leq x &lt; 2^{31})</td>
</tr>
<tr>
<td>S64</td>
<td>(-2^{63} \leq x &lt; 2^{63})</td>
</tr>
<tr>
<td>U8</td>
<td>(0 \leq x &lt; 2^8)</td>
</tr>
<tr>
<td>U16</td>
<td>(0 \leq x &lt; 2^{16})</td>
</tr>
<tr>
<td>U32</td>
<td>(0 \leq x &lt; 2^{32})</td>
</tr>
<tr>
<td>U64</td>
<td>(0 \leq x &lt; 2^{64})</td>
</tr>
</tbody>
</table>
C.8 NEON general data processing instructions

This section covers NEON data processing instructions, including those which extract or manipulate values in registers, perform type conversion or other operations.

C.8.1 VCVT (fixed-point or integer to floating-point)

VCVT (Vector Convert) converts each element in a vector and places the results in the destination vector.

```
Figure C-1 VCVT
```

The possible conversions are:
- floating-point to integer
- integer to floating-point
- floating-point to fixed-point
- fixed-point to floating-point.

Integer or fixed-point to floating-point conversions use round to nearest.

Floating-point to integer or fixed-point conversions use round towards zero.

**Syntax**

```
VCVT{cond}.type Qd, Qm {, #fbits}
VCVT{cond}.type Dd, Dm {, #fbits}
```

where:

- cond is an optional conditional code.
- type specifies the data types for the elements of the vectors and can be:
  - S32.F32 floating-point to signed integer or fixed-point
  - U32.F32 floating-point to unsigned integer or fixed-point
  - F32.S32 signed integer or fixed-point to floating-point
  - F32.U32 unsigned integer or fixed-point to floating-point.

Qd and Qm specify the destination and operand vectors for a quadword operation.

Dd and Dm specify the destination and operand vectors for a doubleword operation.
fbits specifies the number of fraction bits in the fixed point number, in the range 0-32. If fbits is not present, the conversion is between floating-point and integer.

### C.8.2 VCVT (between half-precision and single-precision floating-point)

VCVT (Vector Convert), with half-precision extension, converts each element in a vector and places the results in the destination vector.

![Figure C-2 VCVT.F32.F16](image)

The conversion can be:
- from half-precision floating-point to single-precision floating-point (F32.F16)
- single-precision floating-point to half-precision floating-point (F16.F32).

This instruction is present only in NEON systems with the half-precision extension.

**Syntax**

\[
\begin{align*}
&\text{VCVT}\{\text{cond}\}.F32.F16 \ Qd, \ Dm \\
&\text{VCVT}\{\text{cond}\}.F16.F32 \ Dd, \ Qm
\end{align*}
\]

where:
- \( \text{cond} \) is an optional conditional code.
- \( \text{Qd} \) and \( \text{Dm} \) specify the destination vector for the single-precision results and the half-precision operand vector.
- \( \text{Dd} \) and \( \text{Qm} \) specify the destination vector for half-precision results and the single-precision operand vector.

### C.8.3 VDUP

V\text{DUP} (Vector Duplicate) duplicates a scalar into every element of the destination vector. The source can be either a NEON scalar or an ARM register.
**Syntax**

VDUP{cond}.size Qd, Dm[x]
VDUP{cond}.size Dd, Dm[x]
VDUP{cond}.size Qd, Rm
VDUP{cond}.size Dd, Rm

where:

- **cond** is an optional conditional code.
- **size** is 8, 16, or 32.
- **Qd** specifies the destination register for a quadword operation.
- **Dd** specifies the destination register for a doubleword operation.
- **Dm[x]** specifies the NEON scalar or **Rm** the ARM register.

**C.8.4 VEXT**

VEXT (Vector Extract) extracts 8-bit elements from the bottom end of the second operand vector and the top end of the first, concatenates them, and stores the result in the destination vector.
Figure C-4 Operation of doubleword VEXT for imm = 3

Syntax

\[
\text{VEXT}\{\text{cond}\}.8 \{Qd,\} Qn, Qm, \#imm \\
\text{VEXT}\{\text{cond}\}.8 \{Dd,\} Dn, Dm, \#imm
\]

where:

- \text{cond} is an optional conditional code.
- \text{Qd, Qn, and Qm} specify the destination, first operand and second operand registers for a quadword operation.
- \text{Dd, Dn, and Dm} specify the destination, first operand and second operand registers for a doubleword operation.
- imm gives the number of 8-bit elements to extract from the bottom of the second operand vector, between 0-7 for doubleword operations, or 0-15 for quadword operations.

VEXT can also be written as a pseudo-instruction. In this case, a datatype of 16, 32, or 64 can be used and \#imm refers to halfwords, words, or doublewords, with a corresponding reduction in the permitted range.

C.8.5 \hspace{1em} \text{VMOV (immediate)}

\text{VMOV (Vector Bitwise Move) (immediate), places an immediate value into every element of the destination register.}

\[
\text{VMOV}\{\text{cond}\}.\text{datatype} Qd, \#imm \\
\text{VMOV}\{\text{cond}\}.\text{datatype} Dd, \#imm
\]

Figure C-5 VMOV
where:

- cond is an optional conditional code.
- datatype is I8, I16, I32, I64, or F32.
- Qd or Dd specify the NEON register for the result.
- imm is an immediate value of the type specified by datatype, which is replicated to fill the destination register.

### Table C-9 Available immediate values

<table>
<thead>
<tr>
<th>datatype</th>
<th>VMOV</th>
</tr>
</thead>
<tbody>
<tr>
<td>I8</td>
<td>0xXY</td>
</tr>
<tr>
<td>I16</td>
<td>0x00XY, 0xXY00</td>
</tr>
<tr>
<td>I32</td>
<td>0x000000XY, 0x0000XY00, 0x000XY0000, 0xXY000000</td>
</tr>
<tr>
<td></td>
<td>0x000XYFFF, 0x00XYFFFF</td>
</tr>
<tr>
<td>I64</td>
<td>byte masks, 0xGHIJKLMNOPMNPP a</td>
</tr>
<tr>
<td>F32</td>
<td>floating-point numbers b</td>
</tr>
</tbody>
</table>

- a. Each of 0xGG, 0xHH, 0xJJ, 0xKK, 0xLL, 0xMM, 0xNN, and 0xPP must be either 0x00 or 0xFF.
- b. Any number that can be expressed as +/– n * 2^r, where n and r are integers, 16 <= n <= 31, 0 <= r <= 7.

### C.8.6 VMVN

**VMVN** (Vector Bitwise NOT) (immediate), places the bitwise inverse of an immediate integer value into every element of the destination register.

#### Syntax

```
VMVN{cond}.datatype Qd, #imm  
VMVN{cond}.datatype Dd, #imm
```

where:

- cond is an optional conditional code.
- datatype is one of I8, I16, I32, I64, or F32.
- Qd or Dd specify the NEON register for the result.
\texttt{imm} is an immediate value of the type specified by \texttt{datatype}, which is replicated to fill the destination register.

### Table C-10 Available immediate values

<table>
<thead>
<tr>
<th>datatype</th>
<th>VMVN</th>
</tr>
</thead>
<tbody>
<tr>
<td>I8</td>
<td>-</td>
</tr>
<tr>
<td>I16</td>
<td>0xFFXY, 0xXYFF</td>
</tr>
<tr>
<td>I32</td>
<td>0xFFFFFXY, 0xFFFFXYFF, 0xFFFFYFFFF, 0xXYFFFFF</td>
</tr>
<tr>
<td></td>
<td>0xFFFFXY00, 0xFFFFY0000</td>
</tr>
<tr>
<td>I64</td>
<td>-</td>
</tr>
<tr>
<td>F32</td>
<td>-</td>
</tr>
</tbody>
</table>

### C.8.7 VMOVL, V\{Q\}MOVN, VQMOVUN

\texttt{VMOVL} (Vector Move Long) takes each element in a doubleword vector and sign or zero-extends them to twice their original length. The results are stored in a quadword vector.

![Figure C-6 Operation of doubleword VMOVL.16](image)

\texttt{VMOVN} (Vector Move and Narrow) copies the least significant half of each element of a quadword vector into the corresponding element of a doubleword vector.

![Figure C-7 Operation of quadword VMOVN.I32](image)

\texttt{VQMOVN} (Vector Saturating Move and Narrow) copies each element of the operand vector to the corresponding element of the destination. The result element is half the width of the operand element, and values are saturated to the result width.

\texttt{VQMOVN} (Vector Saturating Move and Narrow, signed operand with Unsigned result) copies each element of the operand vector to the corresponding element of the destination. The result element is half the width of the operand element and values are saturated to the result width.

### Syntax

\begin{verbatim}
VMOVL\{cond\}.datatype Qd, Dm
V\{Q\}MOVN\{cond\}.datatype Dd, Qm
VQMOVUN\{cond\}.datatype Dd, Qm
\end{verbatim}
where:

cond is an optional conditional code.

Q specifies that the results are saturated.

datatype is one of:

- S8, S16, S32 for VMOVl
- U8, U16, U32 for VMOVl
- I16, I32, I64 for VMOVN
- F32, U32 unsigned integer or fixed-point to floating-point
- U16, U32, U64 for VQMOVN.

Qd and Qm specify the destination vector and the operand vector for VMOVl.

Dd and Qm specify the destination vector and the operand vector for V(Q)MOV(U)N.

**C.8.8 VREV**

VREV16 (Vector Reverse halfwords) reverses the order of 8-bit elements within each halfword of the vector and stores the result in the corresponding destination vector.

![D registers with eight 8-bit elements](image)

Figure C-8 VREV16.8 instruction

VREV32 (Vector Reverse words) reverses the order of 8-bit or 16-bit elements within each word of the vector, and stores the result in the corresponding destination vector.

VREV64 (Vector Reverse doublewords) reverses the order of 8-bit, 16-bit, or 32-bit elements within each doubleword of the vector, and stores the result in the destination vector.

**Syntax**

\[
\text{VRE}{\text{V}n\{\text{cond}\}.\text{size Qd, Qm}}
\]

\[
\text{VRE}{\text{V}n\{\text{cond}\}.\text{size Dd, Dm}}
\]

where:

cond is an optional conditional code.

n is one of 16, 32, or 64.

size is one of 8, 16, or 32, and must be less than n.

Qd and Qm specify the destination and operand registers for a quadword operation.

Dd and Dm specify the destination and operand registers for a doubleword operation.

**C.8.9 VSWP**

VSWP (Vector Swap) exchanges the contents of two vectors, which can be either doubleword or quadword.
C.8.10 VTBL

VTBL (Vector Table Lookup) uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes which are out of range return 0.

Syntax

\[
\text{VTBL}\{\text{cond}\}.8 \text{ Dd, list, Dm}
\]

where:

\(\text{cond}\) is an optional conditional code.

\(\text{Dd}\) specifies the destination vector.

\(\text{Dm}\) specifies the index vector.

\(\text{list}\) specifies the vectors containing the table. It is one of:

- \(\{Dn\}\)
- \(\{Dn, D(n+1)\}\)
- \(\{Dn, D(n+1), D(n+2)\}\)
- \(\{Dn, D(n+1), D(n+2), D(n+3)\}\)
- \(\{Qn, Q(n+1)\}\).

All of the registers in \(\text{list}\) must be in the range D0-D31 or Q0-Q15 and are not permitted to wrap around the end of the register file.

C.8.11 VTBX

VTBX (Vector Table Extension) uses byte indexes in a control vector to look up byte values in a table and generate a new vector, but leaves the destination element unchanged when an out of range index is used.

Syntax

\[
\text{VTBX}\{\text{cond}\}\{.\text{datatype}\} \text{ Dd, Qm}
\]

\[
\text{VTBX}\{\text{cond}\}\{.\text{datatype}\} \text{ Dd, Dm}
\]

where:

\(\text{cond}\) is an optional conditional code.

\(\text{Qd}\) and \(\text{Qm}\) specify the vectors for a quadword operation.

\(\text{Dd}\) and \(\text{Dm}\) specify the vectors for a doubleword operation.
Syntax

VTBX{cond}.8 Dd, list, Dm

where:

cond is an optional conditional code.
Dd specifies the destination vector.
Dm specifies the index vector.
list specifies the vectors containing the table. It is one of:
- \{Dn\}
- \{Dn, D(n+1)\}
- \{Dn, D(n+1), D(n+2)\}
- \{Dn, D(n+1), D(n+2), D(n+3)\}
- \{Qn, Q(n+1)\}.

All of the registers in list must be in the range D0-D31 or Q0-Q15 and are not permitted to wrap around the end of the register file.

C.8.12 VTRN

VTRN (Vector Transpose) treats the elements of its operand vectors as elements of $2 \times 2$ matrices, and transposes them.

Syntax

VTRN{cond}.size Qd, Qm
VTRN{cond}.size Dd, Dm

where:

cond is an optional conditional code.
size is one of 8, 16, or 32.
Qd and Qm specify the vectors for a quadword operation.
Dd and Dm specify the vectors, for a doubleword operation.

Figure C-10 Operation of doubleword VTRN.8
C.8.13 VUZP

VUZP (Vector Unzip) de-interleaves the elements of two vectors.

**Syntax**

VUZP{cond}.size Qd, Qm  
VUZP{cond}.size Dd, Dm

where:

- **cond** is an optional conditional code.
- **size** is one of 8, 16, or 32.
- Qd and Qm specify the vectors for a quadword operation.
- Dd and Dm specify the vectors for a doubleword operation.

<table>
<thead>
<tr>
<th>Register state before operation</th>
<th>Register state after operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dd</td>
<td></td>
</tr>
<tr>
<td>A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀</td>
<td>B₆ B₄ B₂ B₀ A₆ A₄ A₂ A₀</td>
</tr>
<tr>
<td>Dm</td>
<td></td>
</tr>
<tr>
<td>B₇ B₆ B₅ B₄ B₃ B₂ B₁ B₀</td>
<td>B₇ B₅ B₃ B₁ A₇ A₅ A₃ A₁</td>
</tr>
</tbody>
</table>

C.8.14 VZIP

VZIP (Vector Zip) interleaves the elements of two vectors.

**Syntax**

VZIP{cond}.size Qd, Qm  
VZIP{cond}.size Dd, Dm

where:

- **cond** is an optional conditional code.
size is one of 8, 16, or 32.

Qd and Qm specify the vectors for a quadword operation.

Dd and Dm specify the vectors, for a doubleword operation.

### Table C-13 Operation of doubleword VZIP.8

<table>
<thead>
<tr>
<th>Register state before operation</th>
<th>Register state after operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dd</td>
<td></td>
</tr>
<tr>
<td>A7 A6 A5 A4 A3 A2 A1 A0</td>
<td>B3 A3 B2 A2 B1 A1 B0 A0</td>
</tr>
<tr>
<td>Dm</td>
<td></td>
</tr>
<tr>
<td>B7 B6 B5 B4 B3 B2 B1 B0</td>
<td>B7 A7 B6 A6 B5 A5 B4 A4</td>
</tr>
</tbody>
</table>

### Table C-14 Operation of quadword VZIP.32

<table>
<thead>
<tr>
<th>Register state before operation</th>
<th>Register state after operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Qd</td>
<td></td>
</tr>
<tr>
<td>A3 A2 A1 A0</td>
<td>B1 A1 B0 A0</td>
</tr>
<tr>
<td>Qm</td>
<td></td>
</tr>
<tr>
<td>B3 B2 B1 B0</td>
<td>B3 A3 B2 A2</td>
</tr>
</tbody>
</table>
C.9 NEON shift instructions

This section covers NEON instructions which perform logical shift or insert operations.

C.9.1 VSHL, VQSHL, VQSHLU, and VSHLL (by immediate)

Vector Shift Left (by immediate) instructions take each element in a vector of integers, left shifts them by an immediate value, and write the result to the destination vector. The instruction variants are:

- **VSHL (Vector Shift Left)** discards bits shifted out of the left of each element.

  ![Figure C-12 VSHL](image)

- **VQSHL (Vector Saturating Shift Left)** sets the sticky QC flag (FPSCR bit[27]) if saturation occurs.

  ![Figure C-13 VQSHL](image)

- **VQSHLU (Vector Saturating Shift Left Unsigned)** sets the sticky QC flag (FPSCR bit[27]) if saturation occurs.

- **VSHLL (Vector Shift Left Long)** takes each element in a doubleword vector, left shifts them by an immediate value, and places the results in a quadword vector.

  ![Figure C-14 VSHLL](image)

**Syntax**

\[
\text{V(Q)SHL(U)\{cond\},datatype \{Qd,\ Qm, \#imm}
\text{V(Q)SHL(U)\{cond\},datatype \{Dd,\ Dm, \#imm}
\text{VSHLL\{cond\},datatype Qd, Dm, \#imm}
\]

where:

- cond is an optional conditional code.
Q indicates that results are saturated if they overflow.

U is only permitted if Q is also specified and indicates that the results are unsigned, even though the operands are signed.

datatype is one of:
- I8, I16, I32, I64 for VSHL
- S8, S16, S32 for VSHLL, VQSHL, or VQSHLU
- U8, U16, U32 for VSHLL or VQSHL
- S64 for VQSHL or VQSHLU
- U64 for VQSHL.

Qd and Qm are the destination and operand vectors for a quadword operation.

Dd and Dm are the destination and operand vectors for a doubleword operation.

Qd and Dm are the destination and operand vectors, for a long operation.

imm is the immediate value that sets the size of the shift and must be in the range:
- 1 to size(datatype) for VSHLL
- 1 to (size(datatype) – 1) for VSHL, VQSHL, or VQSHLU.

A shift of 0 is permitted, but the code disassembles to VMOV or VMOV.

C.9.2 V{Q}{R}SHL

VSHL (Vector Shift Left) (by signed variable) shifts each element in a vector by a value from the least significant byte of the corresponding element of a second vector, and stores the results in the destination vector. If the shift value is positive, the operation is a left shift. Otherwise, it is a right shift. The results can be optionally saturated, rounded, or both. The sticky QC flag is set if saturation occurs.

Syntax

V{Q}{R}SHL{cond}.datatype {Qd,} Qm, Qn
V{Q}{R}SHL{cond}.datatype {Dd,} Dm, Dn

where:

cond is an optional conditional code.

Q indicates that results are saturated if they overflow.

R indicates that each result is rounded. If R is not specified, each result is truncated.

datatype is one of S8, S16, S32, S64, U8, U16, U32, or U64.

Qd, Qm, and Qn specify the destination, first operand and second operand registers for a quadword operation.

Dd, Dm, and Dn specify the destination, first operand and second operand registers for a doubleword operation.

C.9.3 V{R}SHR{N}, V{R}SRA

V{R}SHR{N} (Vector Shift Right) (by immediate value) right shifts each element in a vector by an immediate value and stores the results in the destination vector. The results can be optionally rounded, or narrowed, or both.
V{R}SRA (Vector Shift Right (by immediate value) and Accumulate) right shifts each element in a vector by an immediate value, and accumulates the results into the destination vector. The results can be optionally rounded.

### Syntax

\[
\begin{align*}
\text{V}(&R)\text{SRA}\{\text{cond}\}.\text{datatype} \{\text{Qd},\} \text{Qm}, \#\text{imm} \\
\text{V}(&R)\text{SRA}\{\text{cond}\}.\text{datatype} \{\text{Dd},\} \text{Dm}, \#\text{imm} \\
\text{V}(&R)\text{SRH}\{\text{cond}\}.\text{datatype} \{\text{Qd},\} \text{Qm}, \#\text{imm} \\
\text{V}(&R)\text{SRH}\{\text{cond}\}.\text{datatype} \{\text{Dd},\} \text{Dm}, \#\text{imm} \\
\text{V}(&R)\text{SHR}\{\text{cond}\}.\text{datatype} \text{Dd}, \text{Qm}, \#\text{imm}
\end{align*}
\]

where:

- cond is an optional conditional code.
- \( R \) indicates that the results are rounded. If \( R \) is not present, the results are truncated.
- datatype is one of:
  - S8, S16, S32, S64 for V{R}SHR or V{R}SRA
  - U8, U16, U32, U64 for V{R}SHR or V{R}SRA
  - I16, I32, I64 for V{R}SHR.
- Qd and Qm are the destination and operand vectors, for a quadword operation.
Dd and Dm are the destination and operand vectors for a doubleword operation.

Dd and Qm are the destination vector and the operand vector, for a narrow operation.

\texttt{imm} is the immediate value specifying the size of the shift, in the range 0 to (size(datatype) – 1).

### C.9.4 VQ\{R\}SHR\{U\}N

VQ\{R\}SHR\{U\}N (Vector Saturating Shift Right, Narrow) (by immediate value) with optional Rounding) right shifts each element in a quadword vector of integers by an immediate value, and stores the results in a doubleword vector. The sticky QC flag (FPSCR bit [27]) is set if saturation occurs.

#### Syntax

\[
\text{VQ\{R\}SHR\{U\}N}\{\text{cond}\}.\text{datatype}\ \text{Dd},\ \text{Qm},\ \#\text{imm}
\]

where:

- \texttt{cond} is an optional conditional code.
- \texttt{R} indicates that the results are rounded. If \texttt{R} is not present, the results are truncated.
- \texttt{U} indicates that the results are unsigned, although the operands are signed.
- \texttt{datatype} is one of:
  - \texttt{S16}, \texttt{S32}, \texttt{S64} for VQ\{R\}SHRN or VQ\{R\}SHRUN
  - \texttt{U16}, \texttt{U32}, \texttt{U64} for VQ\{R\}SHRN only.

\texttt{Dd} and \texttt{Qm} are the destination vector and the operand vector.

\texttt{imm} is the immediate value specifying the size of the shift, in the range 0 to (size(datatype) – 1).

### C.9.5 VSLI

VSLI (Vector Shift Left and Insert) left shifts each element in a vector by an immediate value, and inserts the results in the destination vector. Bits shifted out of the left of each element are lost.
Figure C-17 Operation of quadword VSLI.64 Qd, Qm, #1

Syntax

\[ \text{VSLI}\{\text{cond}\}.\text{size} \{\text{Qd}, \} \text{Qm}, \#\text{imm} \]
\[ \text{VSLI}\{\text{cond}\}.\text{size} \{\text{Dd}, \} \text{Dm}, \#\text{imm} \]

where:

- \text{cond} is an optional conditional code.
- \text{size} is one of 8, 16, 32, or 64.
- \text{Qd} and \text{Qm} are the destination and operand vectors for a quadword operation.
- \text{Dd} and \text{Dm} are the destination and operand vectors for a doubleword operation.
- \text{Dd} and \text{Qm} are the destination vector and the operand vector.
- \text{imm} is the immediate value that sets the size of the shift, in the range 0 to \((\text{size} - 1)\).

C.9.6 VSRI

\(\text{VSRI}\) (Vector Shift Right and Insert) right shifts each element in a vector by an immediate value, and inserts the results in the destination vector. Bits shifted out of the right of each element are lost.

Figure C-18 Operation of doubleword VSRI.64 Dd, Dm, #2

Syntax

\[ \text{VSRI}\{\text{cond}\}.\text{size} \{\text{Qd}, \} \text{Qm}, \#\text{imm} \]
\[ \text{VSRI}\{\text{cond}\}.\text{size} \{\text{Dd}, \} \text{Dm}, \#\text{imm} \]

where:

- \text{cond} is an optional conditional code.
- \text{size} is one of 8, 16, 32, or 64.
Qd and Qm are the destination and operand vectors for a quadword operation.

Dd and Dm are the destination and operand vectors for a doubleword operation.

imm is the immediate value that sets the size of the shift, in the range 1 to size.
C.10 NEON logical and compare operations

This section covers NEON instructions which perform bitwise boolean operations and comparisons.

C.10.1 VACGE and VACGT

Vector Absolute Compare takes the absolute value of each element in a vector, and compares it with the absolute value of the corresponding element in a second vector. If the condition is true, the corresponding element in the destination vector is set to all ones. If the condition is not true, it is set to all zeros.

Syntax

\[ \text{VACop}\{\text{cond}\}.\text{F32} \{\text{Qd},\} \text{ Qn, Qm} \]
\[ \text{VACop}\{\text{cond}\}.\text{F32} \{\text{Dd},\} \text{ Dn, Dm} \]

where:

- \text{cond} is an optional conditional code.
- \text{op} is either \text{GE} (Absolute Greater than or Equal) or \text{GT} (Absolute Greater Than).
- \text{Qd}, \text{Qn}, and \text{Qm} specify the destination, first operand and second operand registers for a quadword operation.
- \text{Dd}, \text{Dn}, and \text{Dm} specify the destination, first operand and second operand registers for a doubleword operation. The result datatype is \text{I32}.

C.10.2 VAND

VAND performs a bitwise logical AND operation between values in two registers, and places the results in the destination register.

\[ \text{VAND}\{\text{cond}\}\{.\text{datatype}\} \{\text{Qd},\} \text{ Qn, Qm} \]
\[ \text{VAND}\{\text{cond}\}\{.\text{datatype}\} \{\text{Dd},\} \text{ Dn, Dm} \]

where:

- \text{cond} is an optional conditional code.
- \text{datatype} is an optional data type, which is ignored by the assembler.
Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.

Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.

### C.10.3 VBIC (immediate)

VBIC (Vector Bitwise Clear) (immediate) takes each element of the destination vector, does a bitwise AND Complement with an immediate value, and stores the result in the destination vector.

**Syntax**

\[
\text{VBIC}\{\text{cond}\}.\text{datatype} \quad \text{Qd, } \#\text{imm} \\
\text{VBIC}\{\text{cond}\}.\text{datatype} \quad \text{Dd, } \#\text{imm}
\]

where:

- cond is an optional conditional code.
- datatype is one of I8, I16, I32, or I64.
- Qd or Dd is the NEON register for the source and result.
- \#imm is the immediate value.

Immediate values can be specified as a pattern which the assembler repeats to fill the destination register. Alternatively, you can specify the entire value, provided it meets certain requirements. The permitted patterns for immediate value are 0x00XY or 0xXY00 for I16, or 0x000000XY, 0x0000XY00, 0x00XY0000 or 0xXY000000 for I32. If you choose I8 or I64 datatypes, the assembler produces the I16 or I32 equivalent.

### C.10.4 VBIC (register)

VBIC (Vector Bitwise Clear) performs a bitwise logical AND complement operation between values in two registers, and places the results in the destination register.
Figure C-21 VBIC (register)

Syntax

**VBIC**{cond}{.datatype} {Qd,} Qn, Qm

**VBIC**{cond}{.datatype} {Dd,} Dn, Dm

where:

- **cond** is an optional conditional code.
- **datatype** is an optional data type, which is ignored by the assembler.
- **Qd**, **Qn**, and **Qm** specify the destination, first operand and second operand registers for a quadword operation.
- **Dd**, **Dn**, and **Dm** specify the destination, first operand and second operand registers for a doubleword operation.

**C.10.5 VBIF**

VBIF (Vector Bitwise Insert if False) inserts each bit from the first operand into the destination, if the corresponding bit of the second operand is 0, otherwise it does not change the destination bit.

Syntax

**VBIF**{cond}{.datatype} {Qd,} Qn, Qm

**VBIF**{cond}{.datatype} {Dd,} Dn, Dm

where:

- **cond** is an optional conditional code.
- **datatype** is an optional data type, which is ignored by the assembler.
- **Qd**, **Qn**, and **Qm** specify the destination, first operand and second operand registers for a quadword operation.
- **Dd**, **Dn**, and **Dm** specify the destination, first operand and second operand registers for a doubleword operation.
C.10.6 VBIT

VBIT (Vector Bitwise Insert if True) inserts each bit from the first operand into the destination if the corresponding bit of the second operand is 1, otherwise it does not change the destination bit.

Syntax

VBIT{cond}{.datatype} {Qd,} Qn, Qm
VBIT{cond}{.datatype} {Dd,} Dn, Dm

where:
cond is an optional conditional code.
datatype is an optional data type, which is ignored by the assembler.
Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.
Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.

C.10.7 VBSL

VBSL (Vector Bitwise Select) selects each destination bit from the first operand if the corresponding destination bit was 1 or from the second operand if the corresponding destination bit was 0.

Syntax

VBSL{cond}{.datatype} {Qd,} Qn, Qm
VBSL{cond}{.datatype} {Dd,} Dn, Dm

where:
cond is an optional conditional code.
datatype is an optional data type, which is ignored by the assembler.
Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.
Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.

C.10.8 VCEQ, VCGE, VCGT, VCLE, and VCLT

Vector Compare takes each element in a vector and compares it with the corresponding element of a second vector (or zero). If the condition is true, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.
**Syntax**

VCop{cond}.datatype {Qd,} Qn, Qm  
VCop{cond}.datatype {Dd,} Dn, Dm  
VCop{cond}.datatype {Qd,} Qn, #0  
VCop{cond}.datatype {Dd,} Dn, #0

where:

cond is an optional conditional code.

op is one of:
- EQ – Equal
- GE – Greater than or Equal
- GT – Greater Than
- LE – Less than or Equal (only if the second operand is #0)
- LT – Less Than (only if the second operand is #0).

datatype is one of:
- I8, I16, I32, or F32 for VCEQ
- S8, S16, S32, U8, U16, U32, or F32 for VCGE, VCGT, VCLE, or VCLT (except #0 form)
- S8, S16, S32, or F32 for VCGE, VCGT, VCLE, or VCLT (#0 form).

The result datatype is:
- I32 for operand datatypes I32, S32, U32, or F32
- I16 for operand datatypes I16, S16, or U16
- I8 for operand datatypes I8, S8, or U8.

Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.

Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation. #0 replaces Qm or Dm for comparisons with zero.
C.10.9 VEOR

VEOR performs a bitwise logical exclusive OR operation between values in two registers, and places the results in the destination register.

![Figure C-23 VEOR](image)

Syntax

VEOR{cond}{.datatype} {Qd,} Qn, Qm
VEOR{cond}{.datatype} {Dd,} Dn, Dm

where:

- cond is an optional conditional code.
- Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.
- Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.

C.10.10 VMOV

VMOV (Vector Move) (register) copies a value from a source register to a destination register.

![Figure C-24 VMOV (register)](image)

Syntax

VMOV{cond}{.datatype} Qd, Qm
VMOV{cond}{.datatype} Dd, Dm

where:

- cond is an optional conditional code.
Qd and Qm specify the destination vector and the source vector, for a quadword operation.
Dd and Dm specify the destination and source vector, for a doubleword operation.

C.10.11 VMVN

VMVN, Vector Bitwise NOT (register) inverts the value of each bit from the source register and stores the result to the destination register.

![Figure C-25 VMVN](image)

Syntax

\[ \text{VMVN}\{\text{cond}\}\{\text{.datatype}\} \quad \text{Qd} \quad \text{Qm} \]
\[ \text{VMVN}\{\text{cond}\}\{\text{.datatype}\} \quad \text{Dd} \quad \text{Dm} \]

where:
cond is an optional conditional code.
Qd and Qm specify the destination vector and the source vector, for a quadword operation.
Dd and Dm specify the destination and source vector, for a doubleword operation.

C.10.12 VORN

VORN performs a bitwise logical OR NOT operation between values in two registers, and places the results in the destination register.
**C.10.12 VORN**

**Syntax**

\[
\text{VORN}\{\text{cond}\}\{.\text{datatype}\}\{Qd,\}\ Qn, Qm \\
\text{VORN}\{\text{cond}\}\{.\text{datatype}\}\{Dd,\}\ Dn, Dm
\]

where:

- \text{cond} is an optional conditional code.
- \text{Qd}, \text{Qn}, and \text{Qm} specify the destination, first operand and second operand registers for a quadword operation.
- \text{Dd}, \text{Dn}, and \text{Dm} specify the destination, first operand and second operand registers for a doubleword operation.

**C.10.13 VORR (immediate)**

VORR (Bitwise OR immediate) takes each element of the destination vector, does a bitwise OR with an immediate value, and stores the result into the destination vector.

**Syntax**

\[
\text{VORR}\{\text{cond}\}\{.\text{datatype}\}\ Qd, \#imm \\
\text{VORR}\{\text{cond}\}\{.\text{datatype}\}\ Dd, \#imm
\]

where:
cond is an optional conditional code.

datatype is one of I8, I16, I32, or I64.

Qd or Dd is the NEON register for the source and result.

imm is the immediate value.

Immediate values can be specified as a pattern which the assembler repeats to fill the destination register. Alternatively, you can specify the entire value, provided it meets certain requirements. The permitted patterns for immediate value are 0x00XY or 0xXY00 for I16, or 0x000000XY, 0x0000XY00, 0x00XY0000 or 0xXY000000 for I32. If you choose I8 or I64 datatypes, the assembler produces the I16 or I32 equivalent.

**C.10.14 VORR (register)**

VORR performs a bitwise logical OR operation between values in two registers, and places the results in the destination register.

```
VORR{cond}{.datatype} {Qd,} Qn, Qm
VORR{cond}{.datatype} {Dd,} Dn, Dm
```

where:

cond is an optional conditional code.

Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.

Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.

**C.10.15 VTST**

VTST (Vector Test Bits) takes each element in a vector and does a bitwise AND with the corresponding element in a second vector. If the result is zero, the corresponding element in the destination vector is set to all zeros. Otherwise, it is set to all ones.
Syntax

VTST{cond}.size {Qd,} Qn, Qm
VTST{cond}.size {Dd,} Dn, Dm

where:

cond is an optional conditional code.

size is one of 8, 16, or 32.

Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.

Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.
C.11 NEON arithmetic instructions

This section describes NEON instructions which perform arithmetic operations such as addition, subtraction, reciprocal calculation etc.

C.11.1 VABA(L)

VABA (Vector Absolute Difference and Accumulate) subtracts the elements of one vector from the corresponding elements of another and accumulates the absolute values of the results into the elements of the destination vector. A long version of this instruction is available.

Syntax

\[
\text{VABA}^{\text{cond}}.\text{datatype} \{Qd,\} Qn, Qm
\]

\[
\text{VABA}^{\text{cond}}.\text{datatype} \{Dd,\} Dn, Dm
\]

\[
\text{VABAL}^{\text{cond}}.\text{datatype} \text{Qd, Dn, Dm}
\]

where:

- \text{cond} is an optional conditional code.
- \text{datatype} is one of \text{S8}, \text{S16}, \text{S32}, \text{U8}, \text{U16}, or \text{U32}.
- Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.
- Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.
- Qd, Dn and Dm specify the destination, first operand and second operand vectors for a long operation.

C.11.2 VABD(L)

VABD (Vector Absolute Difference) subtracts the elements of one vector from the corresponding elements of another and places the absolute values of the results into the elements of the destination vector. A long version of the instruction is available.
Syntax

VABD{cond}.datatype {Qd,} Qn, Qm
VABD{cond}.datatype {Dd,} Dn, Dm
VABDL{cond}.datatype Qd, Dn, Dm

where:

cond is an optional conditional code.

datatype is one of:

- S8, S16, S32, U8, U16, U32 or F32 for VABD
- S8, S16, S32, U8, U16, or U32 for VABDL.

Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.

Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.

Qd, Dn, and Dm specify the destination, first operand and second operand vectors for a long operation.

C.11.3 V(Q)ABS

VA8S (Vector Absolute) takes the absolute value of each element in a vector, and stores the results in the destination. The floating-point version only clears the sign bit. A saturating version of the instructions is available. The sticky QC flag is set if saturation occurs.
**Syntax**

\[ V\{Q\}ABS\{cond\}.datatype\ Qd, Qm \]
\[ V\{Q\}ABS\{cond\}.datatype\ Dd, Dm \]

where:

- `cond` is an optional conditional code.
- `Q` indicates that saturation is performed if any of the results overflow.
- `datatype` is one of:
  - `S8`, `S16`, `S32` for `VABS` or `VQABS`
  - `F32` for `VABS` only.
- `Qd` and `Qm` specify the destination and operand vectors for a quadword operation.
- `Dd` and `Dm` specify the destination and operand vectors for a doubleword operation.

### C.11.4 \(V\{Q\}ADD\), VADDL, VADDW

`VADD` (Vector Add) adds corresponding elements in two vectors, and stores the results in the destination vector. `VADD` has long, wide and saturating variants.
**Syntax**

\[
\begin{align*}
\text{V\{Q\}ADD\{cond\}.datatype \{Qd,\} Qn, Qm} \\
\text{V\{Q\}ADD\{cond\}.datatype \{Dd,\} Dn, Dm} \\
\text{VADDL\{cond\}.datatype Qd, Dn, Dm} \\
\text{VADDW\{cond\}.datatype \{Qd,\} Qn, Dm}
\end{align*}
\]

where:

- \text{cond} is an optional conditional code.
- \text{Q} indicates that saturation is performed if any of the results overflow.
- \text{datatype} is one of:
  - I8, I16, I32, I64, F32 for \text{VADD}
  - S8, S16, S32 for \text{VQADD}, \text{VADDL} or \text{VADDW}
  - U8, U16, U32 for \text{VQADD}, \text{VADDL} or \text{VADDW}
  - S64, U64 for \text{VQADD}.

- \text{Qd}, \text{Qn}, and \text{Qm} specify the destination, first operand and second operand registers for a quadword operation.
- \text{Dd}, \text{Dn}, and \text{Dm} specify the destination, first operand and second operand registers for a doubleword operation.
- \text{Qd}, \text{Dn}, and \text{Dm} specify the destination, first operand and second operand vectors for a long operation.
- \text{Qd}, \text{Qn} and \text{Dm} specify the destination, first operand and second operand vectors for a wide operation.

**C.11.5 \text{V\{R\}ADDHN}**

\text{V\{R\}ADDHN} (Vector Add and Narrow, selecting High half) adds corresponding elements in two vectors, selects the most significant halves of the results, and stores them in the destination vector.
**Syntax**

\[ V\{R\}ADDHN\{cond\}.datatype \text{Dd}, \text{Qn}, \text{Qm} \]

where:

- \text{cond} is an optional conditional code.
- \text{R} specifies that each result is rounded. If \text{R} is not specified, each result is truncated.
- \text{datatype} is one of I16, I32, or I64.
- \text{Dd}, \text{Qn}, and \text{Qm} are the destination vector, the first operand vector, and the second operand vector.

**C.11.6 VCLS**

VCLS (Vector Count Leading Sign Bits) counts the number of consecutive bits following the topmost bit that are the same as that bit, in each element in a vector, and stores the results in a destination vector.

**Syntax**

\[ VCLS\{cond\}.datatype \text{Qd}, \text{Qm} \]
\[ VCLS\{cond\}.datatype \text{Dd}, \text{Dm} \]

where:

- \text{cond} is an optional conditional code.
- \text{datatype} is one of S8, S16, or S32.
- \text{Qd} and \text{Qm} specify the destination and operand vectors for a quadword operation.
- \text{Dd} and \text{Dm} specify the destination and operand vectors for a doubleword operation.

**C.11.7 VCLZ**

VCLZ (Vector Count Leading Zeros) counts the number of consecutive zeros, starting from the top bit, in each element in a vector, and stores the results in a destination vector.
Syntax

\[
\begin{align*}
\text{VCLZ}\{\text{cond}\}.\text{datatype} \ Qd, Qm \\
\text{VCLZ}\{\text{cond}\}.\text{datatype} \ Dd, Dm
\end{align*}
\]

where:

- \text{cond} is an optional conditional code.
- \text{datatype} is one of S8, S16, or S32.
- \(Qd\) and \(Qm\) specify the destination and operand vectors for a quadword operation.
- \(Dd\) and \(Dm\) specify the destination and operand vectors for a doubleword operation.

### C.11.8 VCNT

VCNT (Vector Count Set Bits) counts the number of bits that are one in each element in a vector, and stores the results in a destination vector.

Syntax

\[
\begin{align*}
\text{VCNT}\{\text{cond}\}.\text{datatype} \ Qd, Qm \\
\text{VCNT}\{\text{cond}\}.\text{datatype} \ Dd, Dm
\end{align*}
\]

where:

- \text{cond} is an optional conditional code.
- \text{datatype} must be I8.
- \(Qd\) and \(Qm\) specify the destination and operand vectors for a quadword operation.
- \(Dd\) and \(Dm\) specify the destination and operand vectors for a doubleword operation.

### C.11.9 V(R)HADD

VHADD (Vector Halving Add) adds corresponding elements in two vectors, shifts each result right one bit and stores the results in the destination vector. Results can be either rounded or truncated.

![Figure C-35 VHADD](image-url)
Syntax

\[
V\{R\}HADD\{cond\}.datatype \{Qd,\} Qn, Qm \\
V\{R\}HADD\{cond\}.datatype \{Dd,\} Dn, Dm
\]

where:

\(\text{cond}\) is an optional conditional code.

\(R\) specifies that each result is rounded. If \(R\) is not specified, each result is truncated.

\(\text{datatype}\) is one of \(S8\), \(S16\), \(S32\), \(U8\), \(U16\), or \(U32\).

\(Qd, Qn, \text{and} Qm\) specify the destination, first operand and second operand registers for a quadword operation.

\(Dd, Dn, \text{and} Dm\) specify the destination, first operand and second operand registers for a doubleword operation.

**C.11.10 VHSUB**

VHSUB (Vector Halving Subtract) subtracts the elements of one vector from the corresponding elements of another vector, shifts each result right one bit, and stores the result in the destination vector. Results are always truncated.

\[
\begin{array}{cccc}
\text{Dm} & \text{Qn} & \text{Qm} & \text{Dn} \\
\text{Dd} & \text{Dm} & \text{Dn} & \text{Dm}
\end{array}
\]

**Figure C-36 VHSUB**

Syntax

\[
\text{VHSUB}\{\text{cond}\}.\text{datatype}\ \{\text{Qd,}\} \ \text{Qn}, \ \text{Qm} \\
\text{VHSUB}\{\text{cond}\}.\text{datatype}\ \{\text{Dd,}\} \ \text{Dn}, \ \text{Dm}
\]

where:

\(\text{cond}\) is an optional conditional code.

\(\text{datatype}\) is one of \(S8\), \(S16\), \(S32\), \(U8\), \(U16\), or \(U32\).

\(Qd, Qn, \text{and} Qm\) specify the destination, first operand and second operand registers for a quadword operation.

\(Dd, Dn, \text{and} Dm\) specify the destination, first operand and second operand registers for a doubleword operation.
C.11.11 VMAX and VMIN

VMAX (Vector Maximum) compares corresponding elements in two vectors, and writes the larger of them into the corresponding element in the destination vector.

VMIN (Vector Minimum) compares corresponding elements in two vectors, and writes the smaller value into the corresponding element in the destination vector.

Syntax

\[
\begin{align*}
VMAX(\text{cond}).\text{datatype } & Qd, Qn, Qm \\
VMAX(\text{cond}).\text{datatype } & Dd, Dn, Dm \\
VMIN(\text{cond}).\text{datatype } & Qd, Qn, Qm \\
VMIN(\text{cond}).\text{datatype } & Dd, Dn, Dm
\end{align*}
\]

where:

- cond is an optional conditional code.
- datatype is one of \(S8, S16, S32, U8, U16, U32, \) or \(F32\).
- \(Qd, Qn, \) and \(Qm\) specify the destination, first operand and second operand registers for a quadword operation.
- \(Dd, Dn, \) and \(Dm\) specify the destination, first operand and second operand registers for a doubleword operation.

C.11.12 V(Q)NEG

VNEG (Vector Negate) negates each element in a vector, and places the results in a second vector. The floating-point version only inverts the sign bit. A saturating version of the instruction is available. The sticky QC flag is set if saturation occurs.

Syntax

\[
\begin{align*}
V(Q)NEG(\text{cond}).\text{datatype } & Qd, Qm \\
V(Q)NEG(\text{cond}).\text{datatype } & Dd, Dm
\end{align*}
\]

where:

- cond is an optional conditional code.
- Q indicates that saturation is performed if any of the results overflow.
- datatype is one of:
  - \(S8, S16, S32\) for \(VNEG\), or \(VQNEG\)
  - \(F32\) or \(F64\) for \(VNEG\).
- \(Qd\) and \(Qm\) specify the destination and operand vectors for a quadword operation.
- \(Dd\) and \(Dm\) specify the destination and operand vectors for a doubleword operation.

C.11.13 VPADD(L), VPADAL

VPADD (Vector Pairwise Add) adds adjacent pairs of elements of two vectors, and stores the results in the destination vector.
Figure C-37 Example of operation of VPADD (in this case, for data type I16)

VPADDL (Vector Pairwise Add Long) adds adjacent pairs of elements of a vector, sign or zero extends the results to twice their original width and stores the results in the destination vector.

Figure C-38 Example of operation of doubleword VPADDL (in this case, for data type S16)

VPADAL (Vector Pairwise Add and Accumulate Long) adds adjacent pairs of elements of a vector, and accumulates the results into the elements of the destination vector.

Figure C-39 Example of operation of VPADAL (in this case for data type S16)

Syntax

\[
\text{VPADD}\{\text{cond}\}.\text{datatype} \ {\text{Dd,}} \ \text{Dn,} \ \text{Dm} \\
\text{VPopL}\{\text{cond}\}.\text{datatype} \ Qd, \ Qm \\
\text{VPopL}\{\text{cond}\}.\text{datatype} \ Dd, \ Dm
\]

where:

- \text{cond} is an optional conditional code.
- \text{op} is either ADD or ADA.
- \text{datatype} is one of:
  - I8, I16, I32, F32 for VPADD
  - S8, S16, S32 for VPADDL or VPADAL
  - U8, U16, U32 for VPADDL or VPADAL.

\text{Dd, Dn, and Dm} specify the destination, first operand and second operand registers for a VPADD.
Qd and Qm specify the destination and operand vectors for a quadword operation.

Dd and Dm specify the destination and operand vectors for a doubleword operation.

**C.11.14 VPMAX and VPMIN**

VPMAX (Vector Pairwise Maximum) compares adjacent pairs of elements in two vectors and writes the larger of each pair into the corresponding element in the destination vector. Figure C-40 shows an example of the VPMAX operation.

VPMIN (Vector Pairwise Minimum) compares adjacent pairs of elements in two vectors, and writes the smaller of each pair into the corresponding element in the destination vector. Operands and results must be doubleword vectors.

\[ \text{VPMAX}. \text{S16 Dd, Dn, Dm} \]

**Syntax**

\[
\begin{align*}
\text{VPMAX}\{\text{cond}\}.\text{datatype Dd, Dn, Dm} \\
\text{VPMIN}\{\text{cond}\}.\text{datatype Dd, Dn, Dm}
\end{align*}
\]

where:

- \text{cond} is an optional conditional code.
- \text{datatype} is one of S8, S16, S32, U8, U16, U32, or F32.

Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.

**C.11.15 VRECPE**

VRECPE (Vector Reciprocal Estimate) finds an approximate reciprocal of each element in a vector, and stores the results in a destination vector.

**Syntax**

\[
\begin{align*}
\text{VRECPE}\{\text{cond}\}.\text{datatype Qd, Qm} \\
\text{VRECPE}\{\text{cond}\}.\text{datatype Dd, Dm}
\end{align*}
\]

where:

- \text{cond} is an optional conditional code.
- \text{datatype} is either U32 or F32.

Qd and Qm specify the destination and operand vectors for a quadword operation.
Dd and Dm specify the destination and operand vectors for a doubleword operation.

<table>
<thead>
<tr>
<th>Table C-15 Results for out-of-range inputs</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Operand element (VRECPE)</strong></td>
</tr>
<tr>
<td>Integer</td>
</tr>
<tr>
<td>Floating-point</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

a. The Division by Zero exception bit in the FPSCR (FPSCR[1]) is set

### C.11.16 VRECPS

VRECPS (Vector Reciprocal Step) multiplies the elements of one vector by the corresponding elements of another, subtracts each of the results from 2.0, and stores the final results into the elements of the destination. This instruction is used as part of the Newton-Raphson iteration algorithm.

**Syntax**

VRECPS{cond}.F32 {Qd,} Qn, Qm  
VRECPS{cond}.F32 {Dd,} Dn, Dm

where:

cond is an optional conditional code.

datatype is either U32 or F32.

Qd and Qm specify the destination and operand vectors for a quadword operation.

Dd and Dm specify the destination and operand vectors for a doubleword operation.

<table>
<thead>
<tr>
<th>Table C-16 Results for out-of-range inputs</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1st operand element</strong></td>
</tr>
<tr>
<td>NaN</td>
</tr>
<tr>
<td>-</td>
</tr>
<tr>
<td>+/- 0.0 or denormal</td>
</tr>
<tr>
<td>+/- infinity</td>
</tr>
</tbody>
</table>

### C.11.17 VRSQRTE

VRSQRTE (Vector Reciprocal Square Root Estimate) finds an approximate reciprocal square root of each element in a vector and stores the results in a destination vector.

**Syntax**

VRSQRTE{cond}.datatype Qd, Qm
VRSQRTE{cond}.datatype Dd, Dm

where:

cond is an optional conditional code.
datatype is either U32 or F32.
Qd and Qm specify the destination and operand vectors for a quadword operation.
Dd and Dm specify the destination and operand vectors for a doubleword operation.

Table C-17 Results for out-of-range inputs

<table>
<thead>
<tr>
<th>Operand element (VRSQRTE)</th>
<th>Result element</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integer &lt;= 0x3FFFFFFF</td>
<td>0xFFFFFFFF</td>
</tr>
<tr>
<td>Floating-point NaN, Negative Normal, Negative Infinity</td>
<td>Default NaN</td>
</tr>
<tr>
<td>Negative 0, Negative Denormal</td>
<td>Negative Infinity a</td>
</tr>
<tr>
<td>Positive 0, Positive Denormal</td>
<td>Positive Infinity a</td>
</tr>
<tr>
<td>Positive infinity</td>
<td>Positive 0</td>
</tr>
<tr>
<td></td>
<td>Negative 0</td>
</tr>
</tbody>
</table>

a. The Division by Zero exception bit in the FPSCR (FPSCR[1]) is set

C.11.18 VRSQRTS

VRSQRTS (Vector Reciprocal Square Root Step) multiplies the elements of one vector by the corresponding elements of another, subtracts each of the results from 3.0, divides these results by 2.0, and places the final results into the elements of the destination. This instruction is used as part of the Newton-Raphson iteration algorithm.

Syntax

VRSQRTS{cond}.F32 {Qd,} Qn, Qm
VRSQRTS{cond}.F32 {Dd,} Dn, Dm

where:

cond is an optional conditional code.
Qd and Qm specify the destination and operand vectors for a quadword operation.
Dd and Dm specify the destination and operand vectors for a doubleword operation.

Table C-18 Results for out-of-range inputs

<table>
<thead>
<tr>
<th>1st operand element</th>
<th>2nd operand element</th>
<th>Result element (VRSQRTS)</th>
</tr>
</thead>
<tbody>
<tr>
<td>NaN</td>
<td>-</td>
<td>Default NaN</td>
</tr>
<tr>
<td>-</td>
<td>NaN</td>
<td>Default NaN</td>
</tr>
<tr>
<td>+/- 0.0 or denormal</td>
<td>+/- infinity</td>
<td>1.5</td>
</tr>
<tr>
<td>+/- infinity</td>
<td>+/- 0.0 or denormal</td>
<td>1.5</td>
</tr>
</tbody>
</table>
C.11.19 V{Q}SUB, VSUBL and VSUBW

V{Q}SUB (Vector Subtract) subtracts the elements of one vector from the corresponding elements of another vector and stores the results in the destination vector. V{Q}SUB has Long, Wide and Saturating variants.

Syntax

\[
\begin{align*}
V\{Q\}SUB\{cond\}.datatype \{Qd,\} \ Qn, \ Qm \\
V\{Q\}SUB\{cond\}.datatype \{Dd,\} \ Dn, \ Dm \\
VSUBL\{cond\}.datatype \ Qd, \ Dn, \ Dm \\
VSUBW\{cond\}.datatype \ \{Qd,\} \ Qn, \ Dm
\end{align*}
\]

where:

- cond is an optional conditional code.
- Q specifies that saturation should be performed if any of the results overflow.

\[
\begin{array}{c}
Dd \\
\Downarrow \Downarrow \Downarrow \\
Dn \\
\Downarrow \Downarrow \Downarrow \\
Dm
\end{array}
\]

Figure C-41 V{Q}SUB operation

datatype is one of:

- I8, I16, I32, I64, F32 for V{Q}SUB
- S8, S16, S32 for V{Q}SUB, VSUBL, or VSUBW
- U8, U16, U32 for V{Q}SUB, VSUBL, or VSUBW
- S64, U64 for V{Q}SUB.

Qd, Qn, and Qm specify the destination, first operand and second operand registers for a quadword operation.

Dd, Dn, and Dm specify the destination, first operand and second operand registers for a doubleword operation.

Qd, Dn, and Dm specify the destination, first operand and second operand vectors for a long operation.

Qd, Qn and Dm specify the destination, first operand and second operand vectors for a wide operation.
C.11.20 V(R)SUBHN

V(R)SUBHN (Vector Subtract and Narrow, selecting High Half) subtracts the elements of one vector from the corresponding elements of another vector, selects the most significant halves of the results and stores them in the destination vector. Results can be either rounded or truncated for both operations.

Figure C-42 VSUBHN

Syntax

\[ V(R)\text{SUBHN}\{\text{cond}\}.\text{datatype} \ Dd, \ Qn, \ Qm \]

where:

- \text{cond} is an optional conditional code.
- \text{R} specifies that each result is rounded. If \text{R} is not specified, each result is truncated.
- \text{datatype} is one of \text{I16}, \text{I32}, or \text{I64}.
- \text{Dd}, \text{Qn}, and \text{Qm} are the destination vector, the first operand vector, and the second operand vector.
C.12 NEON multiply instructions

This section describe NEON instructions which perform multiplication or multiply-accumulate.

C.12.1 VFMA, VFMS

VFMA (Vector Fused Multiply Accumulate) multiplies corresponding elements in two vectors, and accumulates the results into the destination vector.

\[
\text{VFMA} \quad \text{Vop}\{\text{cond}\}.\text{F32} \{\text{Qd, } \text{Qn, Qm}\}
\]

VFMS (Vector Fused Multiply Subtract) multiplies corresponding elements in two operand vectors, subtracts the products from the corresponding elements of the destination vector, and stores the final results in the destination vector. The result of the multiply is not rounded before performing the accumulate or subtract operation.

\[
\text{VFMS} \quad \text{Vop}\{\text{cond}\}.\text{F32} \{\text{Dd, } \text{Dn, Dm}\}
\]

Syntax

- \(\text{Vop}\{\text{cond}\}.\text{F32} \{\text{Qd, } \text{Qn, Qm}\}\)
- \(\text{Vop}\{\text{cond}\}.\text{F32} \{\text{Dd, } \text{Dn, Dm}\}\)
- \(\text{Vop}\{\text{cond}\}.\text{F64} \{\text{Dd, } \text{Dn, Dm}\}\)
- \(\text{Vop}\{\text{cond}\}.\text{F32} \{\text{Sd, } \text{Sn, Sm}\}\)

where:
cond is an optional conditional code.

op is one of FMA or FMS.

Sd, Sn, and Sm are the destination and operand vectors for word operation.

Dd, Dn, and Dm are the destination and operand vectors for doubleword operation.

Qd, Qn, and Qm are the destination and operand vectors for quadword operation.

### C.12.2 VMUL{L}, VMLA{L}, and VMLS{L}

**VMUL** (Vector Multiply) multiplies corresponding elements in two vectors and stores the results in the destination vector.

**VMLA** (Vector Multiply Accumulate) multiplies corresponding elements in two vectors and adds the results to the corresponding element of the destination vector.

**VMLS** (Vector Multiply Subtract) multiplies elements in two vectors, subtracts the results from corresponding elements of the destination vector, and stores the results in the destination vector.
Figure C-47 VMLS

Syntax

\[
\text{Vop}\{\text{cond}\}.\text{datatype} \{\text{Qd,} \} \text{Qn, Qm} \\
\text{Vop}\{\text{cond}\}.\text{datatype} \{\text{Dd,} \} \text{Dn, Dm} \\
\text{VopL}\{\text{cond}\}.\text{datatype} \text{Qd, Dn, Dm}
\]

where:

- **cond** is an optional conditional code.
- **op** is one of:
  - **MUL**, Multiply
  - **MLA**, Multiply Accumulate
  - **MLS**, Multiply Subtract.
- **datatype** is one of:
  - \(\text{I8, I16, I32, F32}\) for **VMUL**, **VMLA**, or **VMLS**
  - \(\text{S8, S16, S32}\) for **VMULL**, **VMLAL**, or **VMLSL**
  - \(\text{U8, U16, U32}\) for **VMULL**, **VMLAL**, or **VMLSL**
  - \(\text{P8}\) for **VMUL** or **VMULL**.

- **Qd**, **Qn**, and **Qm** specify the destination, first operand and second operand registers for a quadword operation.
- **Dd**, **Dn**, and **Dm** specify the destination, first operand and second operand registers for a doubleword operation.
- **Qd**, **Dn**, and **Dn** specify the destination, first operand and second operand vectors for a long operation.

C.12.3 VMUL\{L\}, VMLA\{L\}, and VMLS\{L\} (by scalar)

- **VMUL** (Vector Multiply by scalar) multiplies each element in a vector by a scalar and stores the results in the destination vector.
- **VMLA** (Vector Multiply Accumulate) multiplies each element in a vector by a scalar and accumulates the results into the corresponding elements of the destination vector.
VMLS (Vector Multiply Subtract) multiplies each element in a vector by a scalar and subtracts the results from the corresponding elements of the destination vector and stores the final results in the destination vector.

**Syntax**

\[
\begin{align*}
&Vop\{\text{cond}\}.\text{datatype} \{Qd,\} \ Qn, \ Dm[x] \\
&Vop\{\text{cond}\}.\text{datatype} \{Dd,\} \ Dn, \ Dm[x] \\
&VopL\{\text{cond}\}.\text{datatype} \ Qd, \ Dn, \ Dm[x]
\end{align*}
\]

where:

- \(\text{cond}\) is an optional conditional code.
- \(\text{op}\) is one of:
  - \(\text{MUL}\) – Multiply
  - \(\text{MLA}\) – Multiply Accumulate
  - \(\text{MLS}\) – Multiply Subtract.
- \(\text{datatype}\) is one of:
  - \(\text{I16}, \text{I32}, \text{F32}\) for VML, VMLA, or VMLS
  - \(\text{S16}, \text{S32}\) for VMULL, VMLAL, or VMLSL
  - \(\text{U16}, \text{U32}\) for VMULL, VMLAL, or VMLSL

- \(Qd, Qn, \text{and } Qm\) specify the destination, first operand and second operand registers for a quadword operation.
- \(Dd, Dn, \text{and } Dm\) specify the destination, first operand and second operand registers for a doubleword operation.
- \(Qd, Dn, \text{and } Dm\) specify the destination, first operand and second operand vectors for a long operation.
- \(Dm[x]\) is the scalar holding the second operand.

### C.12.4 VQ(R)DMULH (by vector or by scalar)

Vector Saturating Doubling Multiply Returning High Half instructions multiply their operands and double the result. They return only the high half of the results. If any of the results overflow, they are saturated and the sticky QC flag is set.

**Syntax**

\[
\begin{align*}
&VQ(R)\text{DMULH}\{\text{cond}\}.\text{datatype} \{Qd,\} \ Qn, \ Qn \\
&VQ(R)\text{DMULH}\{\text{cond}\}.\text{datatype} \{Dd,\} \ Dn, \ Dm \\
&VQ(R)\text{DMULH}\{\text{cond}\}.\text{datatype} \{Qd,\} \ Qn, \ Dm[x] \\
&VQ(R)\text{DMULH}\{\text{cond}\}.\text{datatype} \{Dd,\} \ Dn, \ Dm[x]
\end{align*}
\]

where:

- \(\text{cond}\) is an optional conditional code.
- \(R\) specifies that each result is rounded. If \(R\) is not specified, each result is truncated.
- \(\text{datatype}\) is either \(\text{S16}\) or \(\text{S32}\).
- \(Qd\) and \(Qn\) are the destination and first operand vector, for a quadword operation.
- \(Dd\) and \(Dn\) are the destination and first operand vector for a doubleword operation.
Qm or Dm specifies the vector holding the second operand, for a by vector operation.

Dm[x] is the scalar holding the second operand for a by scalar operation.

**C.12.5 VQD Mull, VQDMLAL, and VQDMLSL (by vector or by scalar)**

Vector Saturating Doubling Multiply Long instructions multiply their operands and double the results. The instruction variants are:
- VQD MULL stores the results in the destination register.
- VQDMLAL adds the results to the values in the destination register.
- VQDMLSL subtracts the results from the values in the destination register.

If any of the results overflow, they are saturated and the sticky QC flag is set.

**Syntax**

VQDopL{cond}.datatype Qd, Dn, Dm
VQDopL{cond}.datatype Qd, Dn, Dm[x]

where:

cond is an optional conditional code.

op is one of:
- MUL, Multiply
- MLA, Multiply Accumulate
- MLS, Multiply Subtract.

datatype is either S16 or S32.

Qd and Dn are the destination vector and the first operand vector.

Dm is the vector holding the second operand in the case of a by vector operation.

Dm[x] is the scalar holding the second operand for a by scalar operation.
C.13 NEON load and store instructions

This section describes NEON load and store instructions, which transfer data between memory and the NEON registers. There are instructions to load single elements or a data structure.

C.13.1 Interleaving

Many instructions in this group provide interleaving when structures are stored to memory, and de-interleaving when structures are loaded from memory. Figure C-48 shows an example of de-interleaving. Interleaving is the inverse process.

![Interleaving diagram](image-url)

**Figure C-48 De-interleaving an array of 3-element structures**
C.13.2 Alignment restrictions in load and store, element and structure instructions

Many of these instructions allow memory alignment restrictions to be specified. When the alignment is not specified in the instruction, the alignment restriction is controlled by the A bit (CP15 register 1 bit[1]):

- if the A bit is 0, there are no alignment restrictions (except for strongly ordered or device memory, where accesses must be element aligned or the result is unpredictable)
- if the A bit is 1, accesses must be element aligned.

If an address is not correctly aligned, an alignment fault occurs.

C.13.3 VLDn and VSTn (single n-element structure to one lane)

VLDn (Vector Load single n-element structure to one lane) loads an n-element structure from memory into one or more NEON registers. Elements of the register that are not loaded remain unchanged.

VSTn (Vector Store single n-element structure to one lane) stores an n-element structure to memory from one or more NEON registers.

Syntax

\[
\text{Vopn}\{\text{cond}\}.\text{datatype list, \{Rn[@align]\}}\!
\]

where:

- \text{op} is either LD or ST.
- \text{n} is one of 1, 2, 3, or 4.
- \text{cond} is an optional conditional code.
- \text{datatype} is one of 8, 16 or 32.

The following table shows the permitted options.

<table>
<thead>
<tr>
<th>n</th>
<th>datatype</th>
<th>list</th>
<th>align</th>
<th>alignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8</td>
<td>{Dd[x]}</td>
<td>-</td>
<td>Standard only</td>
</tr>
<tr>
<td>16</td>
<td></td>
<td>{Dd[x]}</td>
<td>@16</td>
<td>2-byte</td>
</tr>
<tr>
<td>32</td>
<td></td>
<td>{Dd[x]}</td>
<td>@32</td>
<td>4-byte</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>{Dd[x], D(d+1)[x]}</td>
<td>@16</td>
<td>2-byte</td>
</tr>
<tr>
<td>16</td>
<td></td>
<td>{Dd[x], D(d+1)[x]}</td>
<td>@32</td>
<td>4-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[x], D(d+2)[x]}</td>
<td>@32</td>
<td>4-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[x], D(d+1)[x]}</td>
<td>@64</td>
<td>8-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[x], D(d+2)[x]}</td>
<td>@64</td>
<td>8-byte</td>
</tr>
<tr>
<td>3</td>
<td>8</td>
<td>{Dd[x], D(d+1)[x], D(d+2)[x]}</td>
<td>-</td>
<td>Standard only</td>
</tr>
<tr>
<td>16 or 32</td>
<td></td>
<td>{Dd[x], D(d+1)[x], D(d+2)[x]}</td>
<td>-</td>
<td>Standard only</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[x], D(d+2)[x], D(d+4)[x]}</td>
<td>-</td>
<td>Standard only</td>
</tr>
</tbody>
</table>
list is a list of NEON registers in the range D0-D31, subject to the limitations given in the table.

Rn is the ARM register containing the base address (cannot be PC). If ! is present, Rn is updated to (Rn + the number of bytes transferred by the instruction). The update occurs after all the loads or stores have been performed.

Rm is the ARM register containing an offset from the base address. If Rm is present, then Rn is updated to (Rn + Rm) after the memory accesses have been performed. Rm cannot be SP or PC.

### C.13.4 VLDn (single n-element structure to all lanes)

VLDn (Vector Load single n-element structure to all lanes) loads multiple copies of an n-element structure from memory into one or more NEON registers.

**Syntax**

\[
\text{VLDn}\{\text{cond}\}\text{.datatype list, [Rn@align]}\{!\}
\]

\[
\text{VLDn}\{\text{cond}\}\text{.datatype list, [Rn@align], Rm}
\]

where:

n is one of 1, 2, 3, or 4.

cond is an optional conditional code.

datatype is one of 8, 16 or 32.

The following table shows the permitted options:

<table>
<thead>
<tr>
<th>n</th>
<th>datatype</th>
<th>list</th>
<th>align</th>
<th>Alignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8</td>
<td>{Dd[]}</td>
<td>-</td>
<td>Standard only</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[],D(d+1)[]}</td>
<td>-</td>
<td>Standard only</td>
</tr>
<tr>
<td>16</td>
<td></td>
<td>{Dd[]}</td>
<td>@16</td>
<td>2-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[],D(d+1)[]}</td>
<td>@16</td>
<td>2-byte</td>
</tr>
<tr>
<td>32</td>
<td></td>
<td>{Dd[]}</td>
<td>@32</td>
<td>4-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[],D(d+1)[]}</td>
<td>@32</td>
<td>4-byte</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>{Dd[], D(d+1)[]}</td>
<td>@8</td>
<td>byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[], D(d+2)[]}</td>
<td>@8</td>
<td>byte</td>
</tr>
</tbody>
</table>
C.13.5 VLDn and VSTn (multiple n-element structures)

VLDn (Vector Load multiple n-element structures) loads multiple n-element structures from memory into one or more NEON registers, with de-interleaving (unless \(n = 1\)). Every element of each register is loaded.

VSTn (Vector Store multiple n-element structures) writes multiple n-element structures to memory from one or more NEON registers, with interleaving (unless \(n = 1\)). Every element of each register is stored.

Syntax

\[
\text{Vopn}\{\text{cond}\}.\text{datatype list}, \left[\text{Rn}\{@\text{align}\}\right]\{!\}
\]

\[
\text{Vopn}\{\text{cond}\}.\text{datatype list}, \left[\text{Rn}\{@\text{align}\}\right], \text{Rm}
\]

where:

- op is either LD or ST.
- \(n\) is one of 1, 2, 3, or 4.
- cond is an optional conditional code.
- datatype is one of 8, 16 or 32.

Table C-20 Permitted combinations of parameters (continued)

<table>
<thead>
<tr>
<th>(n)</th>
<th>datatype</th>
<th>list</th>
<th>align</th>
<th>Alignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>8, 16, or 32</td>
<td>{Dd[], D(d+1)[]}, D(d+2)[]}</td>
<td>@16</td>
<td>2-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[], D(d+2)[]}, D(d+4)[]}</td>
<td>@16</td>
<td>2-byte</td>
</tr>
<tr>
<td>32</td>
<td>8, 16, or 32</td>
<td>{Dd[], D(d+1)[]}, D(d+2)[]}</td>
<td>@32</td>
<td>4-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[], D(d+2)[], D(d+4)[]}</td>
<td>@32</td>
<td>4-byte</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>{Dd[], D(d+1)[], D(d+2)[], D(d+3)[]}</td>
<td>@32</td>
<td>4-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[], D(d+2)[], D(d+4)[], D(d+6)[]}</td>
<td>@32</td>
<td>4-byte</td>
</tr>
<tr>
<td>16</td>
<td></td>
<td>{Dd[], D(d+1)[], D(d+2)[], D(d+3)[]}</td>
<td>@64</td>
<td>8-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[], D(d+2)[], D(d+4)[], D(d+6)[]}</td>
<td>@64</td>
<td>8-byte</td>
</tr>
<tr>
<td>32</td>
<td></td>
<td>{Dd[], D(d+1)[], D(d+2)[], D(d+3)[]}</td>
<td>@128</td>
<td>8-byte or 16-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>{Dd[], D(d+2)[], D(d+4)[], D(d+6)[]}</td>
<td>@128</td>
<td>8-byte or 16-byte</td>
</tr>
</tbody>
</table>

\(\text{list}\) is a list of NEON registers in the range D0-D31, subject to the limitations given in the table.

\(\text{Rn}\) is the ARM register containing the base address. \(\text{Rn}\) cannot be PC. If \(!\) is specified, \(\text{Rn}\) is updated to \((\text{Rn} + \text{the number of bytes transferred by the instruction})\). The update occurs after the memory accesses are performed.

\(\text{Rm}\) is an ARM register containing an offset from the base address. If \(\text{Rm}\) is present, \(\text{Rn}\) is updated to \((\text{Rn} + \text{Rm})\) after the address is used to access memory. \(\text{Rm}\) cannot be SP or PC.
The following table shows the permitted options:

<table>
<thead>
<tr>
<th>n</th>
<th>datatype</th>
<th>list</th>
<th>align</th>
<th>alignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8, 16, 32, or 64</td>
<td>[Dd]</td>
<td>@64</td>
<td>8-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[Dd, (d+1)]</td>
<td>@64 or @128</td>
<td>8-byte or 16-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[Dd, (d+1), (d+2)]</td>
<td>@64</td>
<td>8-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[Dd, (d+1), (d+2), (d+3)]</td>
<td>@64, @128, or @256</td>
<td>8-byte, 16-byte, or 32-byte</td>
</tr>
<tr>
<td>2</td>
<td>8, 16, or 32</td>
<td>[Dd, (d+1)]</td>
<td>@64, @128</td>
<td>8-byte or 16-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[Dd, (d+2)]</td>
<td>@64, @128</td>
<td>8-byte or 16-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[Dd, (d+1), (d+2), (d+3)]</td>
<td>@64, @128, or @256</td>
<td>8-byte, 16-byte, or 32-byte</td>
</tr>
<tr>
<td>3</td>
<td>8, 16, or 32</td>
<td>[Dd, (d+1), (d+2)]</td>
<td>@64</td>
<td>8-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[Dd, (d+1), (d+2), (d+4)]</td>
<td>@64</td>
<td>8-byte</td>
</tr>
<tr>
<td>4</td>
<td>8, 16, or 32</td>
<td>[Dd, (d+1), (d+2), (d+3)]</td>
<td>@64, @128, or @256</td>
<td>8-byte, 16-byte, or 32-byte</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[Dd, (d+2), (d+3), (d+6)]</td>
<td>@64, @128, or @256</td>
<td>8-byte, 16-byte, or 32-byte</td>
</tr>
</tbody>
</table>

*list* is a list of NEON registers in the range D0-D31, subject to the limitations given in the table.

*Rn* is the ARM register containing the base address. *Rn* cannot be PC. If ! is specified, *Rn* is updated to (*Rn* + the number of bytes transferred by the instruction). The update occurs after the memory accesses are performed.

*Rm* is an ARM register containing an offset from the base address. If *Rm* is present, *Rn* is updated to (*Rn* + *Rm*) after the address is used to access memory. *Rm* cannot be SP or PC.

### C.13.6 VLDR and VSTR

VLDR loads a single NEON register from memory, using an address from an ARM core register, with an optional offset.

VSTR saves the contents of a NEON or VFP register to memory.

One word is transferred if *Fd* is a VFP single-precision register, otherwise two words are transferred.

This instruction is present in both NEON and VFP instruction sets.

**Syntax**

\[
\text{VLDR}\{\text{cond}\}\{\text{.size}\} \ Fd, [\text{Rn}\{, \#\text{offset}\}]
\]

\[
\text{VSTR}\{\text{cond}\}\{\text{.size}\} \ Fd, [\text{Rn}\{, \#\text{offset}\}]
\]

\[
\text{VLDR}\{\text{cond}\}\{\text{.size}\} \ Fd, \text{ label}
\]

\[
\text{VSTR}\{\text{cond}\}\{\text{.size}\} \ Fd, \text{ label}
\]

where:

*cond* is an optional conditional code.

*size* is an optional data size specifier, which is 32 if *Fd* is an S register, or 64 otherwise.
Fd is the NEON register to be loaded or saved. For a NEON instruction, it must be a D register. For a VFP instruction, it can be either a D or S register.

Rn is the ARM register holding the base address for the transfer.

offset is an optional numeric expression. It must be a multiple of 4, within the range −1020 to +1020. The value is added to the base address to form the address used for the transfer. Label is a PC-relative expression and must align to a word boundary within ±1KB of the current instruction.

C.13.7 VLDM, VSTM, VPOP, and VPUSH

NEON and VFP register load multiple (VLDM), store multiple (VSTM), pop from stack (VPOP), push onto stack (VPUSH).

These instructions are present in both NEON and VFP instruction sets.

Syntax

VLDMmode{cond} Rn{!}, Registers
VSTMmode{cond} Rn{!}, Registers
VPOP{cond} Registers
VPUSH{cond} Registers

where:

cond is an optional conditional code.

mode is one of:

- IA – Increment address after each transfer. This is the default, and can be omitted.
- DB – Decrement address before each transfer.
- EA – Empty Ascending stack operation. This is the same as DB for loads and IA for saves.
- FD – Full Descending stack operation. This is the same as IA for loads, and DB for saves.

Rn is the ARM register holding the base address for the transfer. If ! is specified, the updated base address must be written back to Rn. If ! is not specified, the mode must be IA.

Registers is a list of one or more consecutive NEON or VFP registers enclosed in braces, { }. The list can be comma-separated, or in range format. S, D, or Q registers can be specified, but they must not be mixed. The number of registers must not exceed 16 D registers, or 8 Q registers.

VPOP is equivalent to VLDM sp! and VPUSH is equivalent to VSTMDB sp!.

C.13.8 VMOV (between two ARM registers and a NEON register)

Transfer contents between two ARM registers and a 64-bit NEON register, or two consecutive 32-bit NEON registers.

This instruction is present in both NEON and VFP instruction sets.

Syntax

VMOV{cond} Dm, Rd, Rn
VMOV{cond} Rd, Rn, Dm
VMOV{cond} Sm, Sm1, Rd, Rn
VMOV{cond} Rd, Rn, Sm, Sm1

where:
cond is an optional conditional code.

Dn is a 64-bit NEON register.

Sm is a VFP 32-bit register and Sm1 is the next consecutive VFP 32-bit register after Sm.

Rd and Rn are the ARM registers.

C.13.9 VMOV (between an ARM register and a NEON scalar)

Transfer contents between an ARM register and a NEON scalar.

This instruction is present in both NEON and VFP instruction sets.

Syntax

\[
\text{VMOV}\{\text{cond}\}\{.\text{size}\} \text{Dn}[x], \text{Rd} \\
\text{VMOV}\{\text{cond}\}\{.\text{datatype}\} \text{Rd}, \text{Dn}[x]
\]

where:

cond is an optional conditional code.

size can be 8, 16, or 32(default) for NEON instructions, or 32 for VFP instructions.

datatype can be U8, S8, U16, S16, or 32 (default). For VFP instructions, datatype must be 32 or omitted.

Dn[x] is the NEON scalar.

Rd is the ARM register.

C.13.10 VMRS and VMSR (between an ARM register and a NEON or VFP system register)

VMRS transfers the contents of NEON or VFP system register FPSCR into Rd.

VMSR transfers the contents of Rd into a NEON or VFP system register, FPSCR.

These instructions are present in both NEON and VFP instruction sets.

Syntax

\[
\text{VMRS}\{\text{cond}\} \text{Rd, extsysreg} \\
\text{VMSR}\{\text{cond}\} \text{extsysreg, Rd}
\]

where:

cond is an optional conditional code.

extsysreg specifies a NEON and VFP system register, one of:

- FPSCR
- FPSSID
- FPEX

Rd is the ARM register. Rd can be APSR_nzcv, if extsysreg is FPSCR. Here, the floating-point status flags are transferred into the corresponding flags in the ARM APSR.

These instructions stall the ARM until all current NEON or VFP operations complete.
C.14 VFP instructions

This section describes VFP floating-point instructions.

C.14.1 VABS

Floating-point absolute value (VABS). This instruction can be scalar, vector, or mixed. VABS takes the contents of the specified register, clears the sign bit and stores the result.

Syntax

VABS{cond}.F32 Sd, Sm
VABS{cond}.F64 Dd, Dm

where:

cond is an optional conditional code.
Sd and Sm are the single-precision registers for the result and operand.
Dd and Dm are the double-precision registers for the result and operand.

C.14.2 VADD

VADD adds the values in the operand registers and places the result in the destination register.

Syntax

VADD{cond}.F32 {Sd,} Sn, Sm
VADD{cond}.F64 {Dd,} Dn, Dm

where:

cond is an optional conditional code.
Sd, Sn, and Sm are the single-precision registers for the result and operands.
Dd, Dn, and Dm are the double-precision registers for the result and operands.

C.14.3 VCMP (Floating-point compare)

VCMP subtracts the value in the second operand register (or 0 if the second operand is #0) from the value in the first operand register and sets the VFP condition flags depending on the result. VCMP is always scalar.

Syntax

VCMP{cond}.F32 Sd, Sm
VCMP{cond}.F32 Sd, #0
VCMP{cond}.F64 Dd, Dm
VCMP{cond}.F64 Dd, #0

where:

cond is an optional conditional code.
Sd and Sm are the single-precision registers holding the operands.
Dd and Dm are the double-precision registers holding the operands.
C.14.4 VCVT (between single-precision and double-precision)

VCVT converts the single-precision value in Sm to double-precision and stores the result in Dd, or converts the double-precision value in Dm to single-precision, storing the result in Sd. VCVT is always scalar.

**Syntax**

VCVT{cond}.F64.F32 Dd, Sm  
VCVT{cond}.F32.F64 Sd, Dm

where:

cond is an optional conditional code.

Dd is a double-precision register for the result, with Sm a single-precision register which holds the operand.

Sd is a single-precision register for the result with Dm a double-precision register holding the operand.

C.14.5 VCVT (between floating-point and integer)

VCVT forms which convert from floating-point to integer or from integer to floating-point. VCVT is always scalar.

**Syntax**

VCVT{R}{cond}.type.F64 Sd, Dm  
VCVT{R}{cond}.type.F32 Sd, Sm  
VCVT{cond}.F64.type Dd, Sm  
VCVT{cond}.F32.type Sd, Sm

where:

cond is an optional conditional code.

R makes the operation use the rounding mode specified by the FPSCR. If R is not specified, VCVT rounds towards zero.

type is either U32 (unsigned 32-bit integer) or S32 (signed 32-bit integer).

Sd is a single-precision register for the result.

Dd is a double-precision register for the result.

Sm is a single-precision register holding the operand.

Dm is a double-precision register holding the operand.

C.14.6 VCVT (between floating-point and fixed-point)

Convert between floating-point and fixed-point numbers. In all cases the fixed-point number is contained in the least significant 16 or 32 bits of the register. VCVT is always scalar.

**Syntax**

VCVT{cond}.type.F64 Dd, Dd, #fbits  
VCVT{cond}.type.F32 Sd, Sd, #fbits  
VCVT{cond}.F64.type Dd, Dd, #fbits  
VCVT{cond}.F32.type Sd, Sd, #fbits
where:

cond is an optional conditional code.

type can be any one of:
• S16, 16-bit signed fixed-point number
• U16, 16-bit unsigned fixed-point number
• S32, 32-bit signed fixed-point number
• U32, 32-bit unsigned fixed-point number.

Sd is a single-precision register for the operand and result.

Dd is a double-precision register for the operand and result.

fbits is the number of fraction bits in the fixed-point number, in the range 0-16 (if type is S16 or U16), or 1-32 (if type is S32 or U32).

C.14.7 VCVTB, VCVTT (half-precision extension)

These instructions convert between half-precision and single-precision floating-point numbers:
• VCVTB uses the lower half (bits[15:0]) of the single word register to obtain or store the half-precision value.
• VCVTT uses the upper half (bits[31:16]) of the single word register to obtain or store the half-precision value.

VCVTB and VCVTT are always scalar.

Syntax
{cond}.type Sd, Sm

where:

cond is an optional conditional code.

type is either F32.F16 (convert from half-precision to single-precision) or F16.F32 (convert from single-precision to half-precision).

Sd is a single word register for the result.

Sm is a single word register for the operand.

C.14.8 VDIV

VDIV divides the value in the first operand register by the value in the second operand register, and places the result in the destination register. The instructions can be scalar, vector, or mixed.

Syntax
{cond}.F32 {Sd,} Sn, Sm
{cond}.F64 {Dd,} Dn, Dm

where:

cond is an optional conditional code.

Sd, Sn, and Sm are the single-precision registers for the result and operands.
Dd, Dn, and Dm are the double-precision registers for the result and operands.

C.14.9 VFMA, VFMS, VFNMA, VFNMS (Fused floating-point multiply accumulate and fused floating-point multiply subtract with optional negation)

VFMA multiplies the operand registers, adds the value from the destination register and stores the final result in the destination register. The result of the multiply is not rounded before the accumulation.

VFMS multiplies the values in the operand registers, subtracts the product from the destination register value and places the final result in the destination register. The result of the multiply is not rounded before the subtraction.

These instructions are always scalar.

Syntax

\[
\begin{align*}
&VF\{N\}op\{cond\}.F64 \{Dd,\} Dn, Dm \\
&VF\{N\}op\{cond\}.F32 \{Sd,\} Sn, Sm
\end{align*}
\]

where:

- \(cond\) is an optional conditional code.
- \(op\) is either \(MA\) or \(MS\).
- \(N\) negates the final result.
- \(Sd\), \(Sn\), and \(Sm\) are the single-precision registers for the result and operands.
- \(Dd\), \(Dn\), and \(Dm\) are the double-precision registers for the result and operands.
- \(Qd\), \(Qn\), and \(Qm\) are the double-precision registers for the result and operands.

C.14.10 VMOV

VMOV puts a floating-point immediate value into a single-precision or double-precision register, or copies one register into another register. This instruction is always scalar.

Syntax

\[
\begin{align*}
&VMOV\{cond\}.F32 \ Sd, \#imm \\
&VMOV\{cond\}.F64 \ Dd, \#imm \\
&VMOV\{cond\}.F32 \ Sd, \ Sm \\
&VMOV\{cond\}.F64 \ Dd, \ Dm
\end{align*}
\]

where:

- \(cond\) is an optional conditional code.
- \(Sd\) is the single-precision destination register.
- \(Dd\) is the double-precision destination register.
- \(imm\) is the floating-point immediate value.
- \(Sm\) is the single-precision source register.
- \(Dm\) is the double-precision source register.
C.14.11 VMOV

Transfer contents between a single-precision floating-point register and an ARM register.

**Syntax**

\[
\begin{align*}
VMOV\{\text{cond}\} & \quad R_d, \quad S_n \\
VMOV\{\text{cond}\} & \quad S_n, \quad R_d
\end{align*}
\]

where:

- \text{cond} is an optional conditional code.
- \(S_n\) is the VFP single-precision register.
- \(R_d\) is the ARM register.

C.14.12 VMUL, VMLA, VMLS, VNMUL, VNMLA, and VNMLS

**VMUL** (Floating-point Multiply (with optional negation)) multiplies the values in the operand registers and stores the result in the destination register.

**VMLA** (Floating-point Multiply Accumulate (with optional Negation)) multiplies the values in the operand registers, adds the value from the destination register, and stores the final result in the destination register.

**VMLS** (Floating-point Multiply and Multiply Subtract (with optional Negation)) multiplies the values in the operand registers, subtracts the result from the value in the destination register, and stores the final result in the destination register.

The final result is negated if the \(N\) option is used.

These instructions can be scalar, vector, or mixed.

**Syntax**

\[
\begin{align*}
V{\{N\}}MUL\{\text{cond}\}.F32 & \quad \{S_d,\} \quad S_n, \quad S_m \\
V{\{N\}}MUL\{\text{cond}\}.F64 & \quad \{D_d,\} \quad D_n, \quad D_m \\
V{\{N\}}MLA\{\text{cond}\}.F32 & \quad S_d, \quad S_n, \quad S_m \\
V{\{N\}}MLA\{\text{cond}\}.F64 & \quad D_d, \quad D_n, \quad D_m \\
V{\{N\}}MLS\{\text{cond}\}.F32 & \quad S_d, \quad S_n, \quad S_m \\
V{\{N\}}MLS\{\text{cond}\}.F64 & \quad D_d, \quad D_n, \quad D_m
\end{align*}
\]

where:

- \text{cond} is an optional conditional code.
- \(N\) negates the final result.
- \(S_d, \ S_n, \ and \ S_m\) are the single-precision registers for the result and operands.
- \(D_d, \ D_n, \ and \ D_m\) are the double-precision registers for the result and operands.

C.14.13 VNEG

VNEG (Floating-point negate). This instruction can be scalar, vector, or mixed. \text{VNEG} takes the contents of the specified register, inverts the sign bit and stores the result.

**Syntax**

\[
\begin{align*}
VNEG\{\text{cond}\}.F32 & \quad S_d, \quad S_m
\end{align*}
\]
VNEG{cond}.F64 Dd, Dm

where:

cond is an optional conditional code.

Sd and Sm are the single-precision registers for the result and operand.

Dd and Dm are the double-precision registers for the result and operand.

C.14.14 VSQRT

VSQRT (floating-point square root) takes the square root of the contents of Sm or Dm, and places the result in Sd or Dd. It can be scalar, vector, or mixed.

Syntax

VSQRT{cond}.F32 Sd, Sm
VSQRT{cond}.F64 Dd, Dm

where:

cond is an optional conditional code.

Sd and Sm are the single-precision registers for the result and operand.

Dd and Dm are the double-precision registers for the result and operand.

C.14.15 VSUB

VSUB subtracts the value in the second operand register from the value in the first operand register, and places the result in the destination register. The instructions can be scalar, vector, or mixed.

Syntax

VSUB{cond}.F32 {Sd,} Sn, Sm
VSUB{cond}.F64 {Dd,} Dn, Dm

where:

cond is an optional conditional code.

Sd, Sn, and Sm are the single-precision registers for the result and operands.

Dd, Dn, and Dm are the double-precision registers for the result and operands.
C.15 NEON and VFP pseudo-instructions

This section describes pseudo-instructions which will be translated by the assembler to a real machine instruction.

C.15.1 VACLE and VACLT

Vector Absolute Compare takes the absolute value of each element in a vector, and compares with the absolute value of the corresponding element of a second vector. If the condition is true, the corresponding element in the destination vector is set to all ones. If false, it is set to all zeros. This produces the corresponding VACGE and VACGT instructions, with the operands reversed.

**Syntax**

```assembly
VACop{cond}.datatype {Qd,} Qn, Qm
VACop{cond}.datatype {Dd,} Dn, Dm
```

where:

- `cond` is an optional conditional code.
- `op` is either LE (Absolute Less than or Equal) or LT (Absolute Less Than).
- `datatype` must be F32.
- Qd or Dd is the NEON register for the result. The result datatype is always I32.
- Qn or Dn is the NEON register holding the first operand,
- Qm or Dm is the NEON register which holds the second operand.

C.15.2 VAND (immediate)

VAND (bitwise AND immediate) takes each element of the destination vector, does a bitwise AND with an immediate value, and stores the result into the destination.

**Syntax**

```assembly
VAND{cond}.datatype Qd, #imm
VAND{cond}.datatype Dd, #imm
```

where:

- `cond` is an optional conditional code.
- `datatype` is one of I8, I16, I32, or I64.
- Qd or Dd is the NEON register for the result.
- `imm` is the immediate value.

If `datatype` is I16, the immediate value must have one of the following forms:

- 0xFFXY
- 0xXYFF.

If `datatype` is I32, the immediate value must have one of the following forms:

- 0xFFFFFFFFXY
- 0xFFFFXYFF
- 0xFFFFYFFFF
- 0xXYFFFFFF.
C.15.3 VCLE and VCLT

Vector Compare takes the value of each element in a vector, and compares it with the value of the corresponding element of a second vector. If the condition is true, the corresponding element in the destination vector is set to all ones. If false, it is set to all zeros. These pseudo-instructions produce the corresponding VCGE and VCGT instructions, with the operands reversed.

Syntax

\[
\begin{align*}
\text{VCop}\{\text{cond}\}.\text{datatype}\{Qd,\} & \ Qn, \ Qm \\
\text{VCop}\{\text{cond}\}.\text{datatype}\{Dd,\} & \ Dn, \ Dm
\end{align*}
\]

where:

\begin{itemize}
  \item \text{cond} is an optional conditional code.
  \item \text{op} is either \text{LE} (Less than or Equal) or \text{LT} (Less Than).
  \item \text{datatype} is one of \text{S8}, \text{S16}, \text{S32}, \text{U8}, \text{U16}, \text{U32}, or \text{F32}.
  \item \text{Qd} or \text{Dd} is the NEON register for the result. The result datatype is as follows:
    \begin{itemize}
      \item \text{I32} for operand datatypes \text{I32}, \text{S32}, \text{U32}, or \text{F32}
      \item \text{I16} for operand datatypes \text{I16}, \text{S16}, or \text{U16}
      \item \text{I8} for operand datatypes \text{I8}, \text{S8}, or \text{U8}
      \item \text{U32} 32-bit unsigned fixed-point number.
    \end{itemize}
  \item \text{Qn} or \text{Dn} is the NEON register holding the first operand.
  \item \text{Qm} or \text{Dm} is the NEON register which holds the second operand.
\end{itemize}

C.15.4 VLDR pseudo-instruction

The \text{VLDR} pseudo-instruction loads a constant value into every element of a 64-bit NEON vector (or a VFP single-precision or double-precision register).

Syntax

\[
\begin{align*}
\text{VLDR}\{\text{cond}\}.\text{datatype}\ Dd,=\text{constant} \\
\text{VLDR}\{\text{cond}\}.\text{datatype}\ Sd,=\text{constant}
\end{align*}
\]

where:

\begin{itemize}
  \item \text{cond} is an optional conditional code.
  \item \text{datatype} is one of \text{In}, \text{Sn}, \text{Un} (where \text{n} is one of 8, 16, 32, or 64) or \text{F32} for NEON instructions. For VFP instructions, use either \text{F32} or \text{F64}.
  \item \text{Dd} or \text{Sd} is the register to be loaded.
  \item \text{constant} is an immediate value of the appropriate type for \text{datatype}. If an instruction is available that can generate the constant directly, the assembler uses it. Otherwise, it generates a doubleword literal pool entry containing the constant and use a \text{VLDR} instruction to load the constant.
\end{itemize}

C.15.5 VLDR and VSTR (post-increment and pre-decrement)

The \text{VLDR} and \text{VSTR} pseudo-instructions load or store NEON registers with post-increment and pre-decrement.
Syntax

\[\text{op}\{\text{cond}\}{.\text{size}} \ Fd, [Rn], #\text{offset} \ ; \ \text{post-increment}\]

\[\text{op}\{\text{cond}\}{.\text{size}} \ Fd, [Rn, #-\text{offset}]! \ ; \ \text{pre-decrement}\]

where:

\text{cond} \text{ is an optional conditional code.}

\text{op} \text{ is either VLDR or VSTR.}

\text{size} \text{ is 32 if } Fd \text{ is an S register, or 64 if } Fd \text{ is a D register. For a NEON instruction, it must be a doubleword (Dd) register. For a VFP instruction, it can be a double precision (Dd) or single precision (Sd) register.}

\text{Rn} \text{ is the ARM register that sets the base address for the transfer.}

The post-increment instruction increments the base address in the register by the offset value, after the transfer. The pre-decrement instruction decrements the base address in the register by the offset value, and then does the transfer using the new address in the register. These pseudo-instructions assemble to VLDM or VSTM instructions.

C.15.6 VMOV2

The \text{VMOV2} pseudo-instruction generates an immediate value and places it in every element of a NEON vector, without a load from a literal pool. It always generates two instructions typically a \text{VMOV} or \text{VMVN} followed by a \text{VBIC} or \text{VORR}. \text{VMOV2} can generate any 16-bit immediate value, and a restricted range of 32-bit and 64-bit immediate values.

Syntax

\[\text{VMOV2}\{\text{cond}\}.\text{datatype} \ Qd, #\text{constant}\]

\[\text{VMOV2}\{\text{cond}\}.\text{datatype} \ Dd, #\text{constant}\]

where:

\text{cond} \text{ is an optional conditional code.}

\text{datatype} \text{ is one of:}

- I8, I16, I32, or I64
- S8, S16, S32, or S64
- U8, U16, U32, or U64
- F32.

\text{Qd} \text{ or } \text{Dd} \text{ is the NEON register to be loaded.}

\text{constant} \text{ is an immediate value of the appropriate type for } \text{datatype}.

C.15.7 VORN (immediate)

\text{VORN (Bitwise OR NOT) (immediate)} \text{ takes each element of the destination vector, does a bitwise OR Complement with an immediate value and stores the result into the destination vector.}

Syntax

\[\text{VORN}\{\text{cond}\}.\text{datatype} \ Qd, \#\text{imm}\]

\[\text{VORN}\{\text{cond}\}.\text{datatype} \ Dd, \#\text{imm}\]

where:
cond is an optional conditional code.

datatype is one of I8, I16, I32, or I64.

Qd or Qd is the NEON register for the result.

imm is the immediate value.

If datatype is I16, the immediate value must have one of the following forms:
• 0xFFXY
• 0xXYFF.

If datatype is I32, the immediate value must have one of the following forms:
• 0xFFFFFFFFXY
• 0xFFFFXYFF
• 0xFFXYFFFF
• 0xXYFFFFFF.
Appendix D
NEON Intrinsics Reference

This appendix describes NEON intrinsics support in the ARM Compiler toolchain. It contains:

• NEON intrinsics description on page D-2.
• Intrinsics type conversion on page D-3.
• Arithmetic on page D-8.
• Multiply on page D-24.
• Data processing on page D-50.
• Logical and compare on page D-74.
• Shift on page D-93.
• Floating-point on page D-114.
• Load and store on page D-120.
• Permutation on page D-151.
• Miscellaneous on page D-166.

The behavior of the NEON intrinsics is the same in the GNU toolchain.
D.1 NEON intrinsics description

The intrinsics described in this section map closely to NEON instructions. The sections that describe each intrinsic contain:

• what the intrinsic does
• function prototypes for the intrinsic
• related instructions that the compiler might generate for the intrinsic
• table showing the data size and vector size for the inputs and outputs.

The compiler selects an instruction that has the required semantics, but there is no guarantee that the compiler produces the listed instruction.

Note

The intrinsic function prototypes in this section use the following type annotations:

__const(n) the argument n must be a compile-time constant
__constrange(min, max)
the argument must be a compile-time constant in the range min to max
__transfersize(n)
the intrinsic loads n lanes from this pointer.
D.2 Intrinsics type conversion

These intrinsics convert between types.

D.2.1 VREINTERPRET

VREINTERPRET treats a vector as having a different datatype, without changing its value.

VREINTERPRET requires the input and output vectors to be 64-bit D registers. VREINTERPRETQ requires the input and output vectors to be 128-bit Q registers.

Intrinsic

\[
\text{Result}_t \ vreinterpret\_DSTtype\_SRCtype(\text{Vector1}_t \ N);
\]

\[
\text{Result}_t \ vreinterpreqt\_DSTtype\_SRCtype(\text{Vector1}_t \ N);
\]

**SRCtype** is the type of data in the input vector. It can be any of the data types in Table D-1 or Table D-2 on page D-4. Vector1_t must be the corresponding vector type from the same table.

**DSTtype** is the type that the data is to be reinterpreted as. It can be any of the data types in Table D-1 or Table D-2 on page D-4. Vector1_t must be the corresponding vector type from the same table.

<table>
<thead>
<tr>
<th>SRCtype or DSTtype</th>
<th>Vector1_t or Result_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>s32</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>s64</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>u8</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>u16</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>u32</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>u64</td>
<td>uint64x1_t</td>
</tr>
<tr>
<td>f16</td>
<td>float16x4_t</td>
</tr>
<tr>
<td>f32</td>
<td>float32x2_t</td>
</tr>
<tr>
<td>p8</td>
<td>poly8x8_t</td>
</tr>
<tr>
<td>p16</td>
<td>poly16x4_t</td>
</tr>
</tbody>
</table>
Examples

The following intrinsic reinterprets a vector of four signed 16-bit integers as a vector of four
unsigned 16-bit integers.

\[
\text{uint16x4_t vreinterpret_u16_s16(int16x4_t a);}
\]

The following intrinsic reinterprets a vector of four 32-bit floating-point values integers as a
vector of sixteen signed 8-bit integers.

\[
\text{int8x16_t vreinterpretq_s8_f32(float32x4_t a);}
\]

The following intrinsic reinterprets a vector of eight 16-bit polynomials as a vector of four 32-bit
unsigned integers.

\[
\text{uint32x4_t vreinterpretq_u32_p16(poly16x8_t a);}
\]

These conversions do not change the NEON register bit pattern represented by the vector.

Related Instruction

The intrinsic does not generate an instruction.

See also

*NEON general data processing instructions on page C-14.*

Assembler Reference:

- *NEON instructions,*
### D.2.2 VCOMBINE

VCOMBINE joins two 64-bit vectors into a single 128-bit vector. The output vector contains twice the number of elements as each input vector. The lower half of the output vector contains the elements of the first input vector.

**Intrinsic**

\[
\text{Result}_t \ vcombine\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

**Related Instruction**

The intrinsic does not generate an instruction.

**Input and output vector types**

Table D-3 shows the vector types for each type of the VCOMBINE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
<tr>
<td>float16x8_t</td>
<td>f16</td>
<td>float16x4_t</td>
<td>float16x4_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
<tr>
<td>poly16x8_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>poly16x4_t</td>
</tr>
</tbody>
</table>

**See also**

NEON general data processing instructions on page C-14.

**Assembler Reference:**


### D.2.3 VGET_HIGH

VGET_HIGH returns the higher half of the 128-bit input vector. The output is a 64-bit vector that has half the number of elements as the input vector.
Intrinsic

```c
Result_t vget_high_type(Vector_t N);
```

Related Instruction

The intrinsic does not generate an instruction.

Input and output vector types

Table D-4 shows the vector types for each `type` of the `VGET_HIGH` intrinsic.

<table>
<thead>
<tr>
<th><code>Result_t</code></th>
<th><code>type</code></th>
<th><code>Vector_t</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x2_t</td>
</tr>
<tr>
<td>float16x4_t</td>
<td>f16</td>
<td>float16x8_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x4_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x16_t</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16x8_t</td>
</tr>
</tbody>
</table>

See also

*NEON general data processing instructions on page C-14.*

Assembler Reference:

- *NEON instructions*,

D.2.4 VGET_LOW

`VGET_LOW` returns the lower half of the 128-bit input vector. The output is a 64-bit vector that has half the number of elements as the input vector.

Intrinsic

```c
Result_t vget_low_type(Vector_t N);
```

Related Instruction

The intrinsic does not generate an instruction.
Input and output vector types

Table D-5 shows the vector types for each type of the VGET_LOW intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x2_t</td>
</tr>
<tr>
<td>float16x4_t</td>
<td>f16</td>
<td>float16x8_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x4_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x16_t</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16x8_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

D.3 Arithmetic

These intrinsics perform arithmetic operations such as addition or subtraction on two input vectors. The operations are performed on corresponding elements of the input vectors. Input vectors and result vector have the same number of elements.

D.3.1 VADD

VADD adds corresponding elements of two vectors.

**Intrinsic**

\[
\text{Result}_t \ vadd\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

\[
\text{Result}_t \ vaddq\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

**Related Instruction**

VADD.\(dt\) Dd, Dn, Dm
VADD.\(dt\) Qd, Qn, Qm

**Input and output vector types**

Table D-6 shows the vector types for each type of the VADD intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-7 shows the vector types for each type of the VADDQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
</tbody>
</table>
Table D-7 vector types for VADDQ intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

**VADD.I32**  
Qd, Qn, Qm

See also

*NEON arithmetic instructions on page C-41.*

**Assembler Reference:**

- *NEON instructions,*  

**D.3.2 VADDL**

VADDL adds corresponding elements of two vectors. The elements in the result vector are wider than the elements in the input vectors.
Intrinsic

Result_t vaddl_type(Vector1_t N, Vector2_t M);

Related Instruction

VADDL.dt Qd, Dn, Dm

Input and output vector types

Table D-8 shows the vector types for each type of the VADDL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

See also

NEON arithmetic instructions on page C-41.

Assembler Reference:

• NEON instructions,

D.3.3 VADDW

VADDW adds corresponding elements of two vectors. The elements in the first input vector are wider than the elements in the second input vector.

Intrinsic

Result_t vaddw_type(Vector1_t N, Vector2_t M);

Related Instruction

VADDWL.dt Qd, Qn, Dm
Input and output vector types

Table D-9 shows the vector types for each type of the VADDW intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int16x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u8</td>
<td>uint16x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint32x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint64x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

See also

NEON arithmetic instructions on page C-41.

Assembler Reference:

- NEON instructions,

D.3.4 VHADD

VHADD adds corresponding elements in two vectors, then halves the sum. The results are truncated.

Intrinsic

\[ \text{Result}_t \text{ vhadd\_type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M}); \]
\[ \text{Result}_t \text{ vhaddq\_type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M}); \]

Related Instruction

\[ \text{VHADD\ dt Dd, Dn, Dm} \]
\[ \text{VHADD\ dt Qd, Qn, Qm} \]

Input and output vector types

Table D-10 shows the vector types for each type of the VHADD intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>
Table D-11 shows the vector types for each type of the VHADDQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

See also

*NEON* arithmetic instructions on page C-41.

**Assembler Reference:**

- *NEON instructions*,

### D.3.5 VRHADD

VRHADD adds corresponding elements in two vectors, then halves the sum. The results are rounded.

**Intrinsic**

```
Result_t vrhadd_type(Vector1_t N, Vector2_t M);
Result_t vrhaddq_type(Vector1_t N, Vector2_t M);
```

**Related Instruction**

- VRHADD.dt Dd, Dn, Dm
- VRHADD.dt Qd, Qn, Qm
Input and output vector types

Table D-12 shows the vector types for each type of the VRHADD intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

Table D-13 shows the vector types for each type of the VRHADDQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON arithmetic instructions on page C-41.

Assembler Reference:
- NEON instructions,

D.3.6 VQADD

VQADD adds corresponding elements of two vectors and the results are saturated if they overflow.

Intrinsic

```
Result_t vqadd_type(Vector1_t N, Vector2_t M);
```

```
Result_t vqaddq_type(Vector1_t N, Vector2_t M);
```

Related Instruction

```
VQADD.dt Dd, Dn, Dm
```

```
VQADD.dt Qd, Qn, Qm
```
**Input and output vector types**

Table D-14 shows the vector types for each type of the VQADD intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

Table D-15 shows the vector types for each type of the VQADDQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

See also

*NEON arithmetic instructions* on page C-41.

**Assembler Reference:**

- *NEON instructions,*

**D.3.7 VADDHN**

VADDHN adds corresponding elements of two vectors, and returns the most significant half of each sum. The results are truncated.

**Intrinsic**

```
Result_t vaddhn_type(Vector1_t N, Vector2_t M);
```
Related Instruction

VADDHN dt Dd, Qn, Qm

Input and output vector types

Table D-16 shows the vector types for each type of the VADDHN intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

See also

NEON arithmetic instructions on page C-41.

Assembler Reference:

- NEON instructions,

D.3.8 VRADDHN

VRADDHN adds corresponding elements of two vectors, and returns the most significant half of each sum. The results are rounded.

Intrinsic

Result_t vraddhn_type(Vector1_t N, Vector2_t M);

Related Instruction

VRADDHN dt Dd, Qn, Qm

Input and output vector types

Table D-17 shows the vector types for each type of the VRADDHN intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
</tbody>
</table>
D.3.9 VSUB

VSUB subtracts the elements in the second vector from the corresponding elements in the first vector.

**Intrinsic**

$$\text{Result}_t \ \text{vsub}_t \text{type}(\text{Vector}_1_t \ N, \ \text{Vector}_2_t \ M);$$

$$\text{Result}_t \ \text{vsubq}_t \text{type}(\text{Vector}_1_t \ N, \ \text{Vector}_2_t \ M);$$

**Related Instruction**

VSUB. dt D_d, D_n, D_m
VSUB. dt Q_d, Q_n, Q_m

**Input and output vector types**

Table D-18 shows the vector types for each type of the VSUB intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

See also

**NEON arithmetic instructions** on page C-41.

**Assembler Reference:**

- **NEON instructions,**
Table D-19 shows the vector types for each type of the VSUBQ intrinsic.

### Table D-19 vector types for VSUBQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

### Table D-20 vector types for VSUBL intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

See also

*NEON arithmetic instructions* on page C-41.

**Assembler Reference:**

- *NEON instructions*,

### D.3.10 VSUBL

VSUBL subtracts the elements in the second vector from the corresponding elements in the first vector. The elements in the result vector are wider.

**Intrinsic**

```markdown
Result_t vsubl_type(Vector1_t N, Vector2_t M);
```

**Related Instruction**

VSUBL.dt Qd, Dn, Dm

**Input and output vector types**

Table D-20 shows the vector types for each type of the VSUBL intrinsic.
D.3.11 VSUBW

VSUBW subtracts the elements in the second vector from the corresponding elements in the first vector. The elements in the first vector and result vector are wider.

**Intrinsic**

\[
\text{Result}_t \text{ vsubw}_t(\text{Vector1}_t N, \text{Vector2}_t M);
\]

**Related Instruction**

VSUBW.dt Qt, Qn, Dm

**Input and output vector types**

Table D-21 shows the vector types for each type of the VSUBW intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int16x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>u8</td>
<td>int16x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>u16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>u32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

**See also**

*NEON arithmetic instructions* on page C-41.

**Assembler Reference:**

- *NEON instructions*,
D.3.12 VHSUB

VHSUB subtracts the elements in the second vector from the corresponding elements in the first vector, then halves each result. The results are truncated.

**Intrinsic**

\[
\text{Result}_t \text{ vhsub\_type(Vector1\_t N, Vector2\_t M)};
\]

\[
\text{Result}_t \text{ vhsubq\_type(Vector1\_t N, Vector2\_t M)};
\]

**Related Instruction**

VHSUB.dt Dd, Dn, Dm
VHSUB.dt Qd, Qn, Qm

**Input and output vector types**

Table D-22 shows the vector types for each type of the VHSUB intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

Table D-23 shows the vector types for each type of the VHSUBQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
</tbody>
</table>

**See also**

*NEON arithmetic instructions on page C-41.*
D.3.13 VRHSUB

VRHSUB subtracts the elements in the second vector from the corresponding elements in the first vector, then halves each result. The results are rounded.

Intrinsic

\[
\text{Result}_t \ vrhs_{\text{sub}}_{\text{type}}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

\[
\text{Result}_t \ vrhs_{\text{subq}}_{\text{type}}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

Related Instruction

VRHSUB, dt Dd, Dn, Dm
VRHSUB, dt Qd, Qn, Qm

Input and output vector types

Table D-24 shows the vector types for each type of the VRHSUB intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

Table D-25 shows the vector types for each type of the VRHSUBQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
</tbody>
</table>
See also

*NEON arithmetic instructions on page C-41.*

**Assembler Reference:**

- NEON instructions,

### D.3.14 VQSUB

VQSUB subtracts the elements in the second vector from the corresponding elements in the first vector. If any of the results overflow, they are saturated.

#### Intrinsic

```c
Result_t vqsub_type(Vector1_t N, Vector2_t M);
Result_t vqsubq_type(Vector1_t N, Vector2_t M);
```

**Related Instruction**

VQSUB.dt Dd, Dn, Dm
VQSUB.dt Qd, Qn, Qm

**Input and output vector types**

Table D-26 shows the vector types for each type of the VQSUB intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

Table D-27 shows the vector types for each type of the VQSUBQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
</tbody>
</table>
D.3.15 VSUBHN

VSUBHN subtracts the elements in the second vector from the corresponding elements in the first vector. It returns the most significant halves of the results. The results are truncated.

**Intrinsic**

```c
Result_t vsubhn_type(Vector1_t N, Vector2_t M);
```

**Related Instruction**

`VSUBHN.dt Dd, Qn, Qm`

**Input and output vector types**

Table D-28 shows the vector types for each type of the VSUBHN intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector1_t type</th>
<th>Vector2_t type</th>
</tr>
</thead>
<tbody>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

**See also**

*NEON arithmetic instructions on page C-41.*
D.3.16  VRSUBHN

VRSUBHN subtracts the elements in the second vector from the corresponding elements in the first vector. It returns the most significant halves of the results. The results are rounded.

**Intrinsic**

\[
\text{Result}_t \ vrsuhbn\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

**Related Instruction**

VRSUBHN \( dt \ Dd, \ Qn, \ Qm \)

**Input and output vector types**

Table D-29 shows the vector types for each type of the VRSUBHN intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

**See also**

*NEON arithmetic instructions* on page C-41.

**Assembler Reference:**

- *NEON instructions*,
D.4 Multiply

These intrinsics multiply vectors.

D.4.1 VMUL

VMUL multiplies corresponding elements in two vectors. Elements in the result vector and input vectors have the same width.

**Intrinsic**

```c
Result_t vmul_type(Vector1_t N, Vector2_t M);
Result_t vmulq_type(Vector1_t N, Vector2_t M);
```

**Related Instruction**

VMUL.dt Dd, Dn, Dm
VMUL.dt Qd, Qn, Qm

**Input and output vector types**

Table D-30 shows the vector types for each type of the VMUL intrinsic.

<table>
<thead>
<tr>
<th><code>Result_t</code></th>
<th><code>type</code></th>
<th><code>Vector1_t</code></th>
<th><code>Vector2_t</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

Table D-31 shows the vector types for each type of the VMULQ intrinsic.

<table>
<thead>
<tr>
<th><code>Result_t</code></th>
<th><code>type</code></th>
<th><code>Vector1_t</code></th>
<th><code>Vector2_t</code></th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
</tbody>
</table>
### D.4.2 VMLA

VMLA multiplies corresponding elements in the second and third input vectors, and then adds the product to the corresponding elements in the first input vector.

**Intrinsic**

\[
\text{Result}_t \ vmla\_type(\text{Vector}_1\_t \ N, \ \text{Vector}_2\_t \ M, \ \text{Vector}_3\_t \ P);
\]

\[
\text{Result}_t \ vmlaq\_type(\text{Vector}_1\_t \ N, \ \text{Vector}_2\_t \ M, \ \text{Vector}_3\_t \ P);
\]

**Related Instruction**

VMLA.\(dt\) Dd, Dn, Dm

VMLA.\(dt\) Qd, Qn, Qm

**Input and output vector types**

Table D-32 shows the vector types for each type of the VMLA intrinsic.

<table>
<thead>
<tr>
<th>Result(_t)</th>
<th>type</th>
<th>Vector1(_t)</th>
<th>Vector2(_t)</th>
<th>Vector3(_t)</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8(_t)</td>
<td>s8</td>
<td>int8x8(_t)</td>
<td>int8x8(_t)</td>
<td>int8x8(_t)</td>
</tr>
<tr>
<td>int16x4(_t)</td>
<td>s16</td>
<td>int16x4(_t)</td>
<td>int16x4(_t)</td>
<td>int16x4(_t)</td>
</tr>
<tr>
<td>int32x2(_t)</td>
<td>s32</td>
<td>int32x2(_t)</td>
<td>int32x2(_t)</td>
<td>int32x2(_t)</td>
</tr>
<tr>
<td>uint8x8(_t)</td>
<td>u8</td>
<td>uint8x8(_t)</td>
<td>uint8x8(_t)</td>
<td>uint8x8(_t)</td>
</tr>
<tr>
<td>uint16x4(_t)</td>
<td>u16</td>
<td>uint16x4(_t)</td>
<td>uint16x4(_t)</td>
<td>uint16x4(_t)</td>
</tr>
<tr>
<td>int32x2(_t)</td>
<td>u32</td>
<td>int32x2(_t)</td>
<td>int32x2(_t)</td>
<td>int32x2(_t)</td>
</tr>
<tr>
<td>float32x2(_t)</td>
<td>f32</td>
<td>float32x2(_t)</td>
<td>float32x2(_t)</td>
<td>float32x2(_t)</td>
</tr>
</tbody>
</table>

See also

*NEON multiply instructions* on page C-55.

Assembler Reference:

- *NEON instructions*,
  

---

Table D-31 vector types for VMLQ intrinsic (continued)

<table>
<thead>
<tr>
<th>Result(_t)</th>
<th>type</th>
<th>Vector1(_t)</th>
<th>Vector2(_t)</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x4(_t)</td>
<td>u32</td>
<td>uint32x4(_t)</td>
<td>uint32x4(_t)</td>
</tr>
<tr>
<td>float32x4(_t)</td>
<td>f32</td>
<td>float32x4(_t)</td>
<td>float32x4(_t)</td>
</tr>
<tr>
<td>poly8x16(_t)</td>
<td>p8</td>
<td>poly8x16(_t)</td>
<td>poly8x16(_t)</td>
</tr>
</tbody>
</table>
Table D-33 shows the vector types for each type of the VMLAQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

- NEON instructions,

D.4.3 VMLAL

VMLAL multiplies corresponding elements in two vectors, and then adds the product to the corresponding elements in the first input vector. This is a lengthening intrinsic. So the elements in the result vector are wider than the elements being multiplied.

Intrinsic

\[
\text{Result}_t \text{ vmlal}_t(\text{Vector1}_t N, \text{Vector2}_t M, \text{Vector3}_t P);
\]

Related Instruction

VMLAL.dt Qd, Dn, Dm

Input and output vector types

Table D-34 shows the vector types for each type of the VMLAL intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int16x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>
See also

NEON multiply instructions on page C-55.

Assembler Reference:

• NEON instructions,

D.4.4 VMLS

VMLS multiplies corresponding elements in two vectors, subtracts the results from corresponding elements of the destination vector.

Intrinsic

\[
\text{Result}_t \ vmls\_type(\text{Vector1}_t N, \text{Vector2}_t M, \text{Vector3}_t P);
\]

\[
\text{Result}_t \ vmlsq\_type(\text{Vector1}_t N, \text{Vector2}_t M, \text{Vector3}_t P);
\]

Related Instruction

VMLS. dt Dd, Dn, Dm
VMLS. dt Qd, Qn, Qm

Input and output vector types

Table D-35 shows the vector types for each type of the VMLS intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>
Table D-36 shows the vector types for each type of the VMLSQ intrinsic.

Table D-36 vector types for VMLSQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:


D.4.5 VMLSL

VMLSL multiplies corresponding elements in two vectors, subtracts the results from corresponding elements of the destination vector.

Intrinsic

Result_t vmlsl_type(Vector1_t N, Vector2_t M, Vector3_t P);

Related Instruction

VMLSL.dt Qd, Dn, Dm

Input and output vector types

Table D-37 shows the vector types for each type of the VMLSL intrinsic.

Table D-37 vector types for VMLSL intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int16x8_t</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u8</td>
<td>uint16x8_t</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint32x4_t</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint64x2_t</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>
D.4.6 VQDMULH

VQDMULH multiplies the operands, doubles the results and returns only the high half of the truncated results.

**Intrinsic**

\[
\text{Result}_t \text{ vqdmulh}_\text{type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M});
\]

\[
\text{Result}_t \text{ vqdmulhq}_\text{type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M});
\]

**Related Instruction**

VQDMULH.dt Dd, Dn, Dm
VQDMULH.dt Qd, Qn, Qm

**Input and output vector types**

Table D-38 shows the vector types for each type of the VQDMULH intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

Table D-39 shows the vector types for each type of the VQDMULHQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
</tbody>
</table>

See also

*NEON multiply instructions on page C-55.*

Assembler Reference:

- **NEON instructions,**
D.4.7 VQRDMULH

VQRDMULH multiplies the operands, doubles the results and returns only the high half of the rounded results. The results are saturated if they overflow.

Intrinsic

Result_t vqrdmulh_type(Vector1_t N, Vector2_t M);
Result_t vqrdmulhq_type(Vector1_t N, Vector2_t M);

Related Instruction

VQRDMULH.dt Dd, Dn, Dm
VQRDMULH.dt Qd, Qn, Qm

Input and output vector types

Table D-40 shows the vector types for each type of the VQRDMULH intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

Table D-41 shows the vector types for each type of the VQRDMULHQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
</tbody>
</table>

See also

**NEON multiply instructions on page C-55.**

Assembler Reference:


D.4.8 VQDMLAL

VQDMLAL multiplies the elements in the second and third vectors, doubles the results and adds the results to the values in the first vector. The results are saturated if they overflow.

Intrinsic

Result_t vqdmal_type(Vector1_t N, Vector2_t M, Vector3_t P);
Related Instruction

VQDMLAL dt Qd, Dn, Dm

Input and output vector types

Table D-42 shows the vector types for each type of the VQDMLAL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

• NEON instructions,

D.4.9 VQDMLSL

VQDMLSL multiplies the elements in the second and third vectors, doubles the results and subtracts the results from the elements in the first vector. The results are saturated if they overflow.

Intrinsic

Result_t vqdmlsl_type(Vector1_t N, Vector2_t M, Vector3_t P);

Related Instruction

VQDMLSL dt Qd, Dn, Dm

Input and output vector types

Table D-43 shows the vector types for each type of the VQDMLSL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

• NEON instructions,
D.4.10 VMULL

VMULL multiplies corresponding elements in two vectors. Elements in result are wider than elements in input vectors.

Intrinsic

\[ \text{Result}_t \text{ vmull\_type(Vector1\_t N, Vector2\_t M)}; \]

Related Instruction

VMULL.dt Qd, Dn, Dm

Input and output vector types

Table D-44 shows the vector types for each type of the VMULL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>poly16x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:


D.4.11 VQDMULL

VQDMULL multiplies the elements in the input vectors, doubles the results.

Intrinsic

\[ \text{Result}_t \text{ vqdmull\_type(Vector1\_t N, Vector2\_t M)}; \]

Related Instruction

VQDMULL.dt Qd, Dn, Dm
Input and output vector types

Table D-45 shows the vector types for each type of the VQDMULL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:


D.4.12 VMLA_LANE

VMLA_LANE multiplies each element in the second vector by a scalar, and adds the results to the corresponding elements of the first vector. The scalar has index n in the third vector.

Intrinsic

Result_t vmla_lane_type(Vector1_t N, Vector2_t M, Vector3_t P, int n);

Result_t vmlaq_lane_type(Vector1_t N, Vector2_t M, Vector3_t P, int n);

Related Instruction

VMLA.dt Dd, Dn, Dx[x]
VMLA.dt Qd, Qn, Qx[x]

Input and output vector types

Table D-46 shows the vector types for each type of the VMLA_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>
Table D-47 shows the vector types for each type of the VMLAQ_LANE intrinsic.

### Table D-47 vector types for VMLAQ_LANE intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

See also

**NEON multiply instructions on page C-55.**

**Assembler Reference:**


### D.4.13 VMLAL_LANE

VMLAL_LANE multiplies each element in the second vector by a scalar, and adds the results to the corresponding elements of the first vector. The scalar has index n in the third vector. The elements in the result are wider.

**Intrinsic**

\[
\text{Result}_t \text{ vmlal_lane}_t(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M}, \text{Vector3}_t \text{ P}, \text{int n});
\]

**Related Instruction**

VMLAL.dt Qd, Dn, Dm[x]

**Input and output vector types**

Table D-48 shows the vector types for each *type* of the VMLAL_LANE intrinsic.

### Table D-48 vector types for VMLAL_LANE intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint32x4_t</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint64x2_t</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

See also

**NEON multiply instructions on page C-55.**
**D.4.14 VQDMLAL_LANE**

VQDMLAL_LANE multiplies each element in the second vector by a scalar, doubles the results and adds them to the corresponding elements of the first vector. The scalar has index n in the third vector. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

**Intrinsic**

\[
\text{Result}_t \text{ vqdmlal_lane_type} \left( \text{Vector}_1 \_t \ N, \ \text{Vector}_2 \_t \ M, \ \text{Vector}_3 \_t \ P, \ \text{int} \ n \right);
\]

**Related Instruction**

VQDMLAL.dt Dd, Dn, Dm[x]

**Input and output vector types**

Table D-49 shows the vector types for each *type* of the VQDMLAL_LANE intrinsic.

<table>
<thead>
<tr>
<th>( \text{Result}_t )</th>
<th>type</th>
<th>\text{Vector}_1 _t</th>
<th>\text{Vector}_2 _t</th>
<th>\text{Vector}_3 _t</th>
<th>\text{int range}</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4 _t</td>
<td>s16</td>
<td>int32x4 _t</td>
<td>int16x4 _t</td>
<td>int16x4 _t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x2 _t</td>
<td>s32</td>
<td>int64x2 _t</td>
<td>int32x2 _t</td>
<td>int32x2 _t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

**See also**

*NEON multiply instructions on page C-55.*

**Assembler Reference:**

- *NEON instructions*,

**D.4.15 VMLS_LANE**

VMLS_LANE multiplies each element in the second vector by a scalar, and subtracts them from the corresponding elements of the first vector. The scalar has index n in the third vector.

**Intrinsic**

\[
\text{Result}_t \text{ vmls_lane_type} \left( \text{Vector}_1 \_t \ N, \ \text{Vector}_2 \_t \ M, \ \text{Vector}_3 \_t \ P, \ \text{int} \ n \right);
\]

\[
\text{Result}_t \text{ vmlsq_lane_type} \left( \text{Vector}_1 \_t \ N, \ \text{Vector}_2 \_t \ M, \ \text{Vector}_3 \_t \ P, \ \text{int} \ n \right);
\]

**Related Instruction**

VMLS.dt Dd, Dn, Dm[x]
VMLS.dt Qd, Qn, Dm[x]
Input and output vector types

Table D-50 shows the vector types for each type of the VMLS_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

Table D-51 shows the vector types for each type of the VMLSQ_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

- NEON instructions,

D.4.16 VMLSL_LANE

VMLSL_LANE multiplies each element in the second vector by a scalar, and subtracts them from the corresponding elements of the first vector. The scalar has index n in the third vector. The elements in the result are wider.

Intrinsic

Result_t vmlsl_lane_type(Vector1_t N, Vector2_t M, Vector3_t P, int n);

Related Instruction

VMLSL.dt Qd, Dn, Dm[x]
Input and output vector types

Table D-52 shows the vector types for each type of the VMLSL_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint32x4_t</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint64x2_t</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

- NEON instructions,

D.4.17 VQDMLSL_LANE

VQDMLSL_LANE multiplies each element in the second vector by a scalar, doubles the results and subtracts them from the corresponding elements of the first vector. The scalar has index n in the third vector. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

Intrinsic

Result_t vqdmssl_lane_type(Vector1_t N, Vector2_t M, Vector3_t P, int n);

Related Instruction

VQDMLSL.dt Dd, Dn, Dm[x]

Input and output vector types

Table D-53 shows the vector types for each type of the VQDMLSL_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.
Assmber Reference:

- NEON instructions,

D.4.18 VMUL_N

VMUL_N multiplies a vector by a scalar.

**Intrinsic**

\[
\text{Result}_t \ \text{vmul}_n\_\text{type}(\text{Vector}_t \ N, \ \text{Scalar}_t \ M);
\]

\[
\text{Result}_t \ \text{vmulq}_n\_\text{type}(\text{Vector}_t \ N, \ \text{Scalar}_t \ M);
\]

**Related Instruction**

VMUL.dt Dd, Dn, Dm[x]

VMUL.dt Qd, Qn, Dm[x]

**Input and output vector types**

Table D-54 shows the vector types for each type of the VMUL_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32_t</td>
</tr>
</tbody>
</table>

Table D-55 shows the vector types for each type of the VMULQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.
D.4.19 VMULL_N

VMULL_N multiplies a vector by a scalar. Elements in the result are wider than elements in input vector.

**Intrinsic**

\[
\text{Result}_t \text{ vmull\_n\_type}(\text{Vector}_t \text{ N}, \text{Scalar}_t \text{ M});
\]

**Related Instruction**

VMULL dt Qd, Dn, Dm[x]

**Input and output vector types**

Table D-56 shows the vector types for each type of the VMULL_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32_t</td>
</tr>
</tbody>
</table>

**See also**

NEON multiply instructions on page C-55.

**Assembler Reference:**

- NEON instructions,

D.4.20 VMULL_LANE

VMULL_LANE multiplies the first vector by a scalar. The scalar is the element in the second vector with index n. The elements in the result are wider than the elements in input vector.

**Intrinsic**

\[
\text{Result}_t \text{ vmull\_lane\_type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M}, \text{int} \ n);
\]

**Related Instruction**

VMULL dt Qd, Dn, Dm[x]
Input and output vector types

Table D-57 shows the vector types for each type of the VMULL_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:


D.4.21 VQDMULL_N

VQDMULL_N multiplies the elements in the vector by a scalar, and doubles the results. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

Intrinsic

\[ \text{Result}_t \text{ vqdmull}_n\text{-type}(\text{Vector}_t N, \text{Scalar}_t M); \]

Related Instruction

VQDMULL.dt Qd, Dn, Dm[x]

Input and output vector types

Table D-58 shows the vector types for each type of the VQDMULL_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

D.4.22 VQDMULL_LANE

VQDMULL_LANE multiplies the elements in the first vector by a scalar, and doubles the results. The scalar has index n in the second vector. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

**Intrinsic**

\[ \text{Result}_t \text{ vqdmull_lane_type} (\text{Vector1}_t \ N, \ \text{Vector2}_t \ M, \ \text{int} \ n); \]

**Related Instruction**

VQDMULL.dt Qd, Dn, Dm[x]

**Input and output vector types**

Table D-59 shows the vector types for each type of the VQDMULL_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

**See also**

*NEON multiply instructions* on page C-55.

**Assembler Reference:**

- *NEON instructions*,
  

D.4.23 VQDMULH_N

VQDMULH_N multiplies the elements of the vector by a scalar, and doubles the results. It then returns only the high half of the results. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

**Intrinsic**

\[ \text{Result}_t \text{ vqdmulh_n_type} (\text{Vector}_t \ N, \ \text{Scalar}_t \ M); \]

\[ \text{Result}_t \text{ vqdmulhq_n_type} (\text{Vector}_t \ N, \ \text{Scalar}_t \ M); \]

**Related Instruction**

VQDMULH.dt Dd, Dn, Dm[x]

VQDMULH.dt Qd, Qn, Dm[x]
Input and output vector types

Table D-60 shows the vector types for each type of the VQDMULH_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
</tbody>
</table>

Table D-61 shows the vector types for each type of the VQDMULHQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:


D.4.24 VQDMULH_LANE

VQDMULH_LANE multiplies the elements of the first vector by a scalar, and doubles the results. It then returns only the high half of the results. The scalar has index n in the second vector. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

Intrinsic

Result_t vqdmulh_lane_type(Vector1_t N, Vector2_t M, int n);
Result_t vqdmulhq_lane_type(Vector1_t N, Vector2_t M, int n);

Related Instruction

VQDMULH.dt Dd, Dn, Dm[x]
VQDMULH.dt Qd, Qn, Dm[x]
Input and output vector types

Table D-62 shows the vector types for each type of the VQDMULH_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

Table D-63 shows the vector types for each type of the VQDMULHQ_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

- NEON instructions,

D.4.25 VQRDMULH_N

VQRDMULH_N multiplies the elements of the vector by a scalar and doubles the results. It then returns only the high half of the rounded results. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

Intrinsic

Result_t vqrdmulh_n_type(Vector_t N, Scalar_t M);
Result_t vqrdmulhq_n_type(Vector_t N, Scalar_t M);

Related Instruction

VQRDMULH.dt Dd, Dn, Dm[x]
VQRDMULH.dt Qd, Qn, Dm[x]
Input and output vector types

Table D-64 shows the vector types for each type of the VQRDMULH_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector_t type</th>
<th>Scalar_t type</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t s16</td>
<td>int16x4_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2_t s32</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
</tbody>
</table>

Table D-65 shows the vector types for each type of the VQRDMULHQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector_t type</th>
<th>Scalar_t type</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t s16</td>
<td>int16x8_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x4_t s32</td>
<td>int32x4_t</td>
<td>int32_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

- NEON instructions,

D.4.26 VQRDMULH_LANE

VQRDMULH_LANE multiplies the elements of the first vector by a scalar and doubles the results. It then returns only the high half of the rounded results. The scalar has index \( n \) in the second vector. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

Intrinsic

\[
\text{Result}_t \text{ vqrdmulh_lane_type} (\text{Vector}_1_t \text{ } N, \text{ Vector}_2_t \text{ } M, \text{ int } n);
\]

\[
\text{Result}_t \text{ vqrdmulhq_lane_type} (\text{Vector}_1_t \text{ } N, \text{ Vector}_2_t \text{ } M, \text{ int } n);
\]

Related Instruction

VQRDMULH.dt Dd, Dn, Dm[x]

VQRDMULH.dt Qd, Qn, Dm[x]
Input and output vector types

Table D-66 shows the vector types for each type of the VQRDMULH_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

Table D-67 shows the vector types for each type of the VQRDMULHQ_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

- NEON instructions,

D.4.27 VMLA_LANE

VMLA_LANE multiplies each element in the second vector by a scalar, and adds the results into the corresponding elements of the first vector. The scalar has index n in the third vector.

Intrinsic

\[
\text{Result}_t \text{ vmla\_lane}\_type(\text{Vector1\_t } N, \text{ Vector2\_t } M, \text{ Vector3\_t } P, \text{ int } n);
\]

\[
\text{Result}_t \text{ vmlaq\_lane}\_type(\text{Vector1\_t } N, \text{ Vector2\_t } M, \text{ Vector3\_t } P, \text{ int } n);
\]

Related Instruction

VMLA.dt Dd, Dn, Dm[x]
VMLA.dt Qd, Qn, Dm[x]
Input and output vector types

Table D-68 shows the vector types for each type of the \texttt{VMLA_LANE} intrinsic.

<table>
<thead>
<tr>
<th>\textit{Result_t}</th>
<th>\textit{type}</th>
<th>\textit{Vector1_t}</th>
<th>\textit{Vector2_t}</th>
<th>\textit{Vector3_t}</th>
<th>\textit{int range}</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{int16x4_t}</td>
<td>\texttt{s16}</td>
<td>\texttt{int16x4_t}</td>
<td>\texttt{int16x4_t}</td>
<td>\texttt{int16x4_t}</td>
<td>0-3</td>
</tr>
<tr>
<td>\texttt{int32x2_t}</td>
<td>\texttt{s32}</td>
<td>\texttt{int32x2_t}</td>
<td>\texttt{int32x2_t}</td>
<td>\texttt{int32x2_t}</td>
<td>0-1</td>
</tr>
<tr>
<td>\texttt{uint16x4_t}</td>
<td>\texttt{u16}</td>
<td>\texttt{uint16x4_t}</td>
<td>\texttt{uint16x4_t}</td>
<td>\texttt{uint16x4_t}</td>
<td>0-3</td>
</tr>
<tr>
<td>\texttt{uint32x2_t}</td>
<td>\texttt{u32}</td>
<td>\texttt{uint32x2_t}</td>
<td>\texttt{uint32x2_t}</td>
<td>\texttt{uint32x2_t}</td>
<td>0-1</td>
</tr>
<tr>
<td>\texttt{float32x2_t}</td>
<td>\texttt{f32}</td>
<td>\texttt{float32x2_t}</td>
<td>\texttt{float32x2_t}</td>
<td>\texttt{float32x2_t}</td>
<td>0-1</td>
</tr>
</tbody>
</table>

Table D-69 shows the vector types for each type of the \texttt{VMLAQ_LANE} intrinsic.

<table>
<thead>
<tr>
<th>\textit{Result_t}</th>
<th>\textit{type}</th>
<th>\textit{Vector1_t}</th>
<th>\textit{Vector2_t}</th>
<th>\textit{Vector3_t}</th>
<th>\textit{int range}</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{int16x8_t}</td>
<td>\texttt{s16}</td>
<td>\texttt{int16x8_t}</td>
<td>\texttt{int16x8_t}</td>
<td>\texttt{int16x4_t}</td>
<td>0-3</td>
</tr>
<tr>
<td>\texttt{int32x4_t}</td>
<td>\texttt{s32}</td>
<td>\texttt{int32x4_t}</td>
<td>\texttt{int32x4_t}</td>
<td>\texttt{int32x2_t}</td>
<td>0-1</td>
</tr>
<tr>
<td>\texttt{uint16x8_t}</td>
<td>\texttt{u16}</td>
<td>\texttt{uint16x8_t}</td>
<td>\texttt{uint16x8_t}</td>
<td>\texttt{uint16x4_t}</td>
<td>0-3</td>
</tr>
<tr>
<td>\texttt{uint32x4_t}</td>
<td>\texttt{u32}</td>
<td>\texttt{uint32x4_t}</td>
<td>\texttt{uint32x4_t}</td>
<td>\texttt{uint32x2_t}</td>
<td>0-1</td>
</tr>
<tr>
<td>\texttt{float32x4_t}</td>
<td>\texttt{f32}</td>
<td>\texttt{float32x4_t}</td>
<td>\texttt{float32x4_t}</td>
<td>\texttt{float32x2_t}</td>
<td>0-1</td>
</tr>
</tbody>
</table>

See also

\textit{NEON multiply instructions} on page C-55.

Assembler Reference:

- \textit{NEON instructions},

\textbf{D.4.28 VMLAL\_N}

\texttt{VMLAL\_N} multiplies each element in the second vector by a scalar, and adds the results into the corresponding elements of the first vector. The scalar has index \textit{n} in the third vector. The elements in the result are wider.

\textbf{Intrinsic}

\begin{verbatim}
Result\_t \texttt{vmlal\_n\_type(Vector1\_t N, Vector2\_t M, Scalar\_t P)};
\end{verbatim}

\textbf{Related Instruction}

\begin{verbatim}
VMLAL\_dt Qd, Dn, Dm[x]
\end{verbatim}
Input and output vector types

Table D-70 shows the vector types for each type of the VMLAL_N intrinsic.

Table D-70 vector types for VMLAL_N intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint32x4_t</td>
<td>uint16x4_t</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint64x2_t</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

• NEON instructions,

D.4.29 VQDMLAL_N

VQDMLAL_N multiplies the elements in the second vector by a scalar, and doubles the results. It then adds the results to the elements in the first vector. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

Intrinsic

Result_t vqdmaal_n_type(Vector1_t N, Vector2_t M, Scalar_t P);

Related Instruction

VQDMLAL.dt Dd, Dn, Dm[x]

Input and output vector types

Table D-71 shows the vector types for each type of the VQDMLAL_N intrinsic.

Table D-71 vector types for VQDMLAL_N intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

• NEON instructions,
D.4.30 VMLSL_N

VMLSL_N multiplies the elements in the second vector by a scalar, then subtracts the results from the elements in the first vector. The elements of the result are wider.

**Intrinsic**

\[
\text{Result}_t \ \text{vmlsl}_n\_\text{type}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M, \ \text{Scalar}_t \ P);
\]

**Related Instruction**

VMLSL.dt Qd, Dn, Dm[x]

**Input and output vector types**

Table D-72 shows the vector types for each type of the VMLSL_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint32x4_t</td>
<td>uint16x4_t</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint64x2_t</td>
<td>uint32x2_t</td>
<td>uint32_t</td>
</tr>
</tbody>
</table>

**See also**

*NEON multiply instructions* on page C-55.

**Assembler Reference:**

- *NEON instructions*,

D.4.31 VQDMLSL_N

VQDMLSL_N multiplies the elements of the second vector with a scalar and doubles the results. It then subtracts the results from the elements in the first vector. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

**Intrinsic**

\[
\text{Result}_t \ \text{vqdmmlsl}_n\_\text{type}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M, \ \text{Scalar}_t \ P);
\]

**Related Instruction**

VQDMLSL.dt Dd, Dn, Dm[x]
Input and output vector types

Table D-73 shows the vector types for each type of the VQDMLSL_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32_t</td>
</tr>
</tbody>
</table>

See also

NEON multiply instructions on page C-55.

Assembler Reference:

- NEON instructions,
D.5 Data processing

These intrinsics perform general data processing operations.

D.5.1 VPADD

VPADD adds adjacent pairs of elements of two vectors, and places the results in the destination vector.

**Intrinsic**

\[ \text{Result}_t \text{ vpadd\_type}(\text{Vector1\_t} \ \text{N}, \ \text{Vector2\_t} \ \text{M}); \]

**Related Instruction**

VPADD\_dt \ Dd, \ Dn, \ Dm

**Input and output vector types**

Table D-74 shows the vector types for each type of the VPADD intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

**See also**

*NEON general data processing instructions* on page C-14.

**Assemble Reference:**

- *NEON instructions*,

D.5.2 VPADDL

VPADDL adds adjacent pairs of elements of a vector, sign extends or zero extends the results to twice their original width, and places the final results in the destination vector.

**Intrinsic**

\[ \text{Result}_t \text{ vpaddl\_type}(\text{Vector\_t} \ \text{N}); \]

\[ \text{Result}_t \text{ vpaddlq\_type}(\text{Vector\_t} \ \text{N}); \]
Related Instruction

VPADDL.dt Dd, Dn
VPADDL.dt Qd, Qn

Input and output vector types

Table D-75 shows the vector types for each type of the VPADDL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u8</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u16</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u32</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

Table D-76 shows the vector types for each type of the VPADDLQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.5.3 VPADAL

VPADAL adds adjacent pairs of elements in the second vector, sign extends or zero extends the results to twice the original width. It then accumulates this with the corresponding element in the first vector and places the final results in the destination vector.

Intrinsic

```c
Result_t vpadal_type(Vector1_t N, Vector2_t M);
```
Result_t vpadalq_type(Vector1_t N, Vector2_t M);

Related Instruction

VPADDL.dt Dd, Dn, Dm
VPADDL.dt Qd, Qn, Qm

Input and output vector types

Table D-77 shows the vector types for each type of the VPADAL intrinsic.

Table D-77 vector types for VPADAL intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x4_t</td>
<td>s8</td>
<td>int16x4_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s16</td>
<td>int32x2_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s32</td>
<td>int64x1_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u8</td>
<td>uint16x4_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u16</td>
<td>uint32x2_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u32</td>
<td>uint64x1_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

Table D-78 shows the vector types for each type of the VPADALQ intrinsic.

Table D-78 vector types for VPADALQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int16x8_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u8</td>
<td>uint16x8_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint32x4_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint64x2_t</td>
<td>uint32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

• NEON instructions,

D.5.4 VPMax

VPMax compares adjacent pairs of elements, and copies the larger of each pair into the destination vector. The maximums from each pair of the first input vector are stored in the lower half of the destination vector. The maximums from each pair of the second input vector are stored in the higher half of the destination vector.
Intrinsic

\[ \text{Result}_t \text{ vpmax\_type}(\text{Vector1\_t } N, \text{Vector2\_t } M); \]

Related Instruction

VPMAX\_dt \( D_d, D_n, D_m \)

Input and output vector types

Table D-79 shows the vector types for each type of the VPMAX intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:


D.5.5 VPMIN

VPMIN compares adjacent pairs of elements, and copies the smaller of each pair into the destination vector. The minimums from each pair of the first input vector are stored in the lower half of the destination vector. The minimums from each pair of the second input vector are stored in the higher half of the destination vector.

Intrinsic

\[ \text{Result}_t \text{ vpmin\_type}(\text{Vector1\_t } N, \text{Vector2\_t } M); \]

Related Instruction

VPMIN\_dt \( D_d, D_n, D_m \)
Input and output vector types

Table D-80 shows the vector types for each type of the VPMIN intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

• NEON instructions,

D.5.6 VABD

VABD subtracts the elements in the second vector from the corresponding elements in the first vector, and returns the absolute values of the results.

Intrinsic

\[
\text{Result}_t \text{ vabd\_type}(\text{Vector1}_t N, \text{Vector2}_t M);
\]

\[
\text{Result}_t \text{ vabdq\_type}(\text{Vector1}_t N, \text{Vector2}_t M);
\]

Related Instruction

VABD, dt Dd, Dn, Dm
VABD, dt Qd, Qn, Qm

Input and output vector types

Table D-81 shows the vector types for each type of the VABD intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>
Table D-82 shows the vector types for each type of the VABDQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>float32x2_t f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-82 vector types for VABDQ intrinsic

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.5.7 VABDL

VABDL subtracts the elements in the second vector from the corresponding elements in the first vector, and returns the absolute values of the results. The elements in the result vector are wider.

Intrinsic

\[ \text{Result}_t \text{ vabdl}_\text{type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M}); \]

Related Instruction

VABDL.dt Qd, Dn, Dm
Input and output vector types

Table D-83 shows the vector types for each type of the VABDL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:


D.5.8 VABA

VABA subtracts the elements in the third vector from the corresponding elements in the second vector, and adds the absolute values of the results to the elements in the first vector.

Intrinsic

\[
\text{Result_t vaba\_type(Vector1\_t N, Vector2\_t M, Vector3\_t P);}
\]

\[
\text{Result_t vabaq\_type(Vector1\_t N, Vector2\_t M, Vector3\_t P);}
\]

Related Instruction

VABA.dt Dd, Dn, Dm
VABA.dt Qd, Qn, Qm

Input and output vector types

Table D-84 shows the vector types for each type of the VABA intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>
Table D-85 shows the vector types for each type of the VABAQ intrinsic.

Table D-85 vector types for VABAQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.5.9 VABAL

VABAL subtracts the elements in the third vector from the corresponding elements in the second vector, and adds the absolute values of the results to the elements in the first vector. The elements in the result are wider.

Intrinsic

Result_t vabal_type(Vector1_t N, Vector2_t M, Vector3_t P);

Related Instruction

VABAL.dt Qd, Dn, Dm
Input and output vector types

Table D-86 shows the vector types for each type of the VABAL intrinsic.

### Table D-86 vector types for VABAL intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t</td>
<td>s8</td>
<td>int16x8_t</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s16</td>
<td>int32x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s32</td>
<td>int64x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u8</td>
<td>uint16x8_t</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u16</td>
<td>uint32x4_t</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u32</td>
<td>uint64x2_t</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

See also

**NEON general data processing instructions** on page C-14.

Assembler Reference:

- **NEON instructions**,  

D.5.10 VMAX

VMAX compares corresponding elements in two vectors, and returns the larger of each pair.

**Intrinsic**

\[
\text{Result}_t \text{ vmax}_\text{type}(:, \text{Vector}_1, \text{Vector}_2);
\]

\[
\text{Result}_t \text{ vmaxq}_\text{type}(:, \text{Vector}_1, \text{Vector}_2);
\]

**Related Instruction**

VMAX, dt Dd, Dn, Dm  
VMAX, dt Qd, Qn, Qm

Input and output vector types

Table D-87 shows the vector types for each type of the VMAX intrinsic.

### Table D-87 vector types for VMAX intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
</tbody>
</table>
Table D-88 shows the vector types for each type of the VMAXQ intrinsic.

![Table D-88 vector types for VMAXQ intrinsic](image)

See also

*NEON general data processing instructions* on page C-14.

**Assembler Reference:**

- *NEON instructions*,

**D.5.11 VMIN**

VMIN compares corresponding elements in two vectors, and returns the smaller of each pair.

**Intrinsic**

Result_t vmin_type(Vector1_t N, Vector2_t M);
Result_t vminq_type(Vector1_t N, Vector2_t M);

**Related Instruction**

VMIN, dt Qd, Qn, Qm
VMIN, dt Qd, Qn, Qm
Input and output vector types

Table D-89 shows the vector types for each type of the \texttt{VMIN} intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-90 shows the vector types for each type of the \texttt{VMINQ} intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

\textit{NEON general data processing instructions} on page C-14.

Assembler Reference:

- \textit{NEON instructions},

\textbf{D.5.12 VABS}

\texttt{VABS} returns the absolute value of each element in a vector.

\textbf{Intrinsic}

\begin{verbatim}
Result\_t vabs\_type(Vector\_t N);
Result\_t vabsq\_type(Vector\_t N);
\end{verbatim}
Related Instruction

VABS.dt Dd, Dn
VABS.dt Qd, Qn

Input and output vector types

Table D-91 shows the vector types for each type of the VABS intrinsic.

Table D-91 vector types for VABS intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-92 shows the vector types for each type of the VABSQ intrinsic.

Table D-92 vector types for VABSQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

• NEON instructions,

D.5.13 VQABS

VQABS returns the absolute value of each element in a vector. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

Intrinsic

Result_t vqabs_type(Vector_t N);
Result_t vqabsq_type(Vector_t N);

Related Instruction

VQABS.dt Dd, Dn
VQABS.dt Qd, Qn
Input and output vector types

Table D-93 shows the vector types for each type of the VQABS intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

Table D-94 shows the vector types for each type of the VQABSQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
</tbody>
</table>

See also

*NEON general data processing instructions on page C-14.*

Assembler Reference:


D.5.14 VNEG

VNEG negates each element in a vector.

**Intrinsic**

```c
Result_t vneg_type(Vector_t N);
Result_t vnegq_type(Vector_t N);
```

**Related Instruction**

VNEG, dt Dd, Dn
VNEG, dt Qd, Qn
Input and output vector types

Table D-95 shows the vector types for each type of the VNEG intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-96 shows the vector types for each type of the VNEGQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.5.15 VQNEG

VQNEG negates each element in a vector. If any of the results overflow, they are saturated and the sticky QC flag (FPSCR bit[27]) is set.

Intrinsic

Result_t vqneg_type(Vector_t N);
Result_t vqnegq_type(Vector_t N);

Related Instruction

VQNEG.dt Dd, Dn
VQNEG.dt Qd, Qn
Input and output vector types

Table D-97 shows the vector types for each type of the VQNEG intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

Table D-98 shows the vector types for each type of the VQNEGQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.5.16 VCLS

VCLS counts the number of consecutive bits, starting from the most significant bit, that are the same as the most significant bit, in each element in a vector, and places the count in the result vector.

Intrinsic

Result_t vcls_type(Vector_t N);
Result_t vclsq_type(Vector_t N);

Related Instruction

VCLS.dt Dd, Dn
VCLS.dt Qd, Qn
Input and output vector types

Table D-99 shows the vector types for each type of the VCLS intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>

Table D-100 shows the vector types for each type of the VCLSQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.5.17 VCLZ

VCLZ counts the number of consecutive zeros, starting from the most significant bit, in each element in a vector, and places the count in result vector.

Intrinsic

\[
\text{Result}_t \text{ vclz}_\text{type}(\text{Vector}_t \text{ N});
\]

Related Instruction

VCLZ.\ dt Dd, Dn
VCLZ.\ dt Qd, Qn
Input and output vector types

Table D-101 shows the vector types for each type of the VCLZ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

Table D-102 shows the vector types for each type of the VCLZQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:


D.5.18 VCNT

VCNT counts the number of bits that are one in each element in a vector, and places the count in the result vector.

Intrinsic

Result_t vcnt_type(Vector_t N);
Result_t vcntq_type(Vector_t N);

Related Instruction

VCNT.dt Dd, Dn
VCNT. dt Qd, Qn

**Input and output vector types**

Table D-103 shows the vector types for each type of the VCNT intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

Table D-104 shows the vector types for each type of the VCNTQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x16_t</td>
</tr>
</tbody>
</table>

**See also**

*NEON general data processing instructions* on page C-14.

**Assembler Reference:**

- *NEON instructions*,

**D.5.19 VRECPE**

VRECPE finds an approximate reciprocal of each element in a vector, and places it in the result vector.

**Intrinsic**

\[
\text{Result}_t \text{ vrecpe}_\text{type}(\text{Vector}_t \ N);
\]

\[
\text{Result}_t \text{ vrecpe}_\text{eq}_\text{type}(\text{Vector}_t \ N);
\]

**Related Instruction**

VRECPE. dt Dd, Dn

VRECPE. dt Qd, Qn
Input and output vector types

Table D-105 shows the vector types for each type of the VRECPE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-106 shows the vector types for each type of the VRECPEQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:


D.5.20 VRECPS

VRECPS performs a Newton-Raphson step for finding the reciprocal. It multiplies the elements of one vector by the corresponding elements of another vector, subtracts each of the results from 2, and places the final results into the elements of the destination vector.

Intrinsic

```
Result_t vrecps_type(Vector1_t N, Vector2_t M);
Result_t vrecpsq_type(Vector1_t N, Vector2_t M);
```

Related Instruction

VRECPS.dt Dd, Dn, Dm
VRECPS.dt Qd, Qn, Qm

Input and output vector types

Table D-107 shows the vector types for each type of the VRECPS intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>
Table D-108 shows the vector types for each type of the VRECPSQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:


D.5.21 VRSQRTE

VRSQRTE finds an approximate reciprocal square root of each element in a vector, and places it in the return vector.

Intrinsic

Result_t vrsqrte_type(Vector_t N);
Result_t vrsqrteq_type(Vector_t N);

Related Instruction

VRSQRTE.dt Dd, Dn
VRSQRTE.dt Qd, Qn

Input and output vector types

Table D-109 shows the vector types for each type of the VRSQRTE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-110 shows the vector types for each type of the VRSQRTEQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.
D.5.22 VRSQRTS

VRSQRTS performs a Newton-Raphson step for finding the reciprocal square root. It multiplies the elements of one vector by the corresponding elements of another vector, subtracts each of the results from 3, divides these results by two, and places the final results into the elements of the destination vector.

Intrinsic

```c
Result_t vrsqrts_type(Vector1_t N, Vector2_t M);
Result_t vrsqrtssq_type(Vector1_t N, Vector2_t M);
```

Related Instruction

VRSQRTS.dt Dd, Dn, Dm
VRSQRTS.dt Qd, Qn, Qm

Input and output vector types

Table D-111 shows the vector types for each type of the VRSQRTS intrinsic.

Table D-111 vector types for VRSQRTS intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-112 shows the vector types for each type of the VRSQRTSQ intrinsic.

Table D-112 vector types for VRSQRTSQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

• NEON instructions,

D.5.23 VMOVN

VMOVN copies the least significant half of each element of a quadword vector into the corresponding elements of a doubleword vector.
Intrinsic

Result_t vmovn_type(Vector_t N);

Related Instruction

VMOVN.dt Dd, Qn

Input and output vector types

Table D-113 shows the vector types for each type of the VMOVN intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.5.24 VMOVL

VMOVL sign extends or zero extends each element in a doubleword vector to twice its original length, and places the results in a quadword vector.

Intrinsic

Result_t vmovl_type(Vector_t N);

Related Instruction

VMOVL.dt Qd, Dn
Input and output vector types

Table D-114 shows the vector types for each type of the VMOVL intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector_t type</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8_t s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int32x4_t s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int64x2_t s32</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint16x8_t u8</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint32x4_t u16</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint64x2_t u32</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

See also

*NEON general data processing instructions on page C-14.*

Assembler Reference:

- *NEON instructions,*

D.5.25 VQMOVN

VQMOVN copies each element of the operand vector to the corresponding element of the destination vector. The result element is half the width of the operand element, and values are saturated to the result width.

Intrinsic

```
Result_t vqmovn_type(Vector_t N);
```

Related Instruction

VQMOVN.dt Dd, Qn

Input and output vector types

Table D-115 shows the vector types for each type of the VQMOVN intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector_t type</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int16x4_t s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int32x2_t s64</td>
<td>int64x2_t</td>
</tr>
</tbody>
</table>
See also

*NEON general data processing instructions on page C-14.*

Assembler Reference:

- *NEON instructions*,
  

### D.5.26  VQMOVUN

VQMOVUN copies each element of the operand vector to the corresponding element of the destination vector. The result element is half the width of the operand element, and values are saturated to the result width.

**Intrinsic**

\[
\text{Result}_t\ vqmovun\_type(\text{Vector}_t\ N);
\]

**Related Instruction**

VQMOVUN.\text{dt}\ Dd, Qn

**Input and output vector types**

Table D-116 shows the vector types for each *type* of the VQMOVUN intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector_t type</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>u16</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u32</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u64</td>
</tr>
</tbody>
</table>

See also

*NEON general data processing instructions on page C-14.*

Assembler Reference:

- *NEON instructions*,
  
D.6 Logical and compare

These intrinsics perform logical and compare operations.

D.6.1 VCEQ

VCEQ compares the value of each element in a vector with the value of the corresponding element of a second vector, or zero. If they are equal, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

Intrinsic

\[
\text{Result}_t \text{ vceq\_type}(\text{Vector1}_t \, N, \, \text{Vector2}_t \, M);
\]

\[
\text{Result}_t \text{ vceqq\_type}(\text{Vector1}_t \, N, \, \text{Vector2}_t \, M);
\]

Related Instruction

VCEQ.\, \text{dt} \, Dd, \, Dn, \, Dm

VCEQ.\, \text{dt} \, Qd, \, Qn, \, Qm

Input and output vector types

Table D-117 shows the vector types for each type of the VCEQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

Table D-118 shows the vector types for each type of the VCEQQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
</tbody>
</table>
D.6.2 VCGE

VCGE compares the value of each element in a vector with the value of the corresponding element of a second vector, or zero. If it is greater than or equal to it, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

Intrinsic

\[
\text{Result}_t \ \text{vcge}\_\text{type}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]
\[
\text{Result}_t \ \text{vcgeq}\_\text{type}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

Related Instruction

VCGE.\ dt \ \text{Dd}, \ \text{Dn}, \ \text{Dm}

VCGE.\ dt \ \text{Qd}, \ \text{Qn}, \ \text{Qm}

Input and output vector types

Table D-119 shows the vector types for each type of the VCGE intrinsic.

### Table D-119 vector types for VCGE intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>
Table D-120 shows the vector types for each type of the VCGEQ intrinsic.

### Table D-120 vector types for VCGEQ intrinsic

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

*NEON logical and compare operations* on page C-31.

**Assembler Reference:**

- *NEON instructions*,
  

### D.6.3 VCLE

VCLE compares the value of each element in a vector with the value of the corresponding element of a second vector, or zero. If it is less than or equal to it, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

**Intrinsic**

\[
\text{Result}_t \text{ vc1e\_type}(\text{Vector1}_t N, \text{Vector2}_t M);
\]

\[
\text{Result}_t \text{ vc1eq\_type}(\text{Vector1}_t N, \text{Vector2}_t M);
\]

**Related Instruction**

VCGE.dt Dd, Dn, Dm
VCGE.dt Qd, Qn, Qm

**Input and output vector types**

Table D-121 shows the vector types for each type of the VCLE intrinsic.

### Table D-121 vector types for VCLE intrinsic

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>
Table D-122 shows the vector types for each type of the VCLEQ intrinsic.

### Table D-122 vector types for VCLEQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

See also

**NEON logical and compare operations** on page C-31.

**Assembler Reference:**
- **NEON instructions**,  

### D.6.4 VCGT

VCGT compares the value of each element in a vector with the value of the corresponding element of a second vector, or zero. If it is greater than it, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

**Intrinsic**

```c
Result_t vcgt_type(Vector1_t N, Vector2_t M);
Result_t vcgtq_type(Vector1_t N, Vector2_t M);
```

**Related Instruction**

- `VCGT.dt Dd, Dn, Dm`
- `VCGT.dt Qd, Qn, Qm`
Input and output vector types

Table D-123 shows the vector types for each type of the VCGT intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-124 shows the vector types for each type of the VCGTQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON logical and compare operations on page C-31.

Assembler Reference:

- NEON instructions,

D.6.5 VCLT

VCLT compares the value of each element in a vector with the value of the corresponding element of a second vector, or zero. If it is less than it, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

Intrinsic

\[
\text{Result}_t \ vclt\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

\[
\text{Result}_t \ vcltq\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]
Related Instruction

VCGT. dt Dd, Dn, Dm
VCGT. dt Qd, Qn, Qm

Input and output vector types

Table D-125 shows the vector types for each type of the VCLT intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-126 shows the vector types for each type of the VCLTQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON logical and compare operations on page C-31.

Assembler Reference:

- NEON instructions,

D.6.6 VCAGE

VCAGE compares the absolute value of each element in a vector with the absolute value of the corresponding element of a second vector. If it is greater than or equal to it, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.
Intrinsic

\[
\text{Result}_t \ \text{vcage\_type}(\text{Vector}1\_t \ N, \ \text{Vector}2\_t \ M);
\]

\[
\text{Result}_t \ \text{vcageq\_type}(\text{Vector}1\_t \ N, \ \text{Vector}2\_t \ M);
\]

Related Instruction

\[\text{VACGE.dt \ Dd, Dn, Dm}\]
\[\text{VACGE.dt \ Qd, Qn, Qm}\]

Input and output vector types

Table D-127 shows the vector types for each type of the VCAGE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-128 shows the vector types for each type of the VCAGEQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON logical and compare operations on page C-31.

Assembler Reference:

- NEON instructions,

D.6.7 VCAL

VCAL compares the absolute value of each element in a vector with the absolute value of the corresponding element of a second vector. If it is less than or equal to it, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

Intrinsic

\[
\text{Result}_t \ \text{vcale\_type}(\text{Vector}1\_t \ N, \ \text{Vector}2\_t \ M);
\]

\[
\text{Result}_t \ \text{vcaleq\_type}(\text{Vector}1\_t \ N, \ \text{Vector}2\_t \ M);
\]

Related Instruction

\[\text{VACGE.dt \ Dd, Dn, Dm}\]
\[\text{VACGE.dt \ Qd, Qn, Qm}\]
Input and output vector types

Table D-129 shows the vector types for each type of the VCALE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-130 shows the vector types for each type of the VCALEQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON logical and compare operations on page C-31.

Assembler Reference:


D.6.8 VCAGT

VCAGT compares the absolute value of each element in a vector with the absolute value of the corresponding element of a second vector. If it is greater than it, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

Intrinsic

```c
Result_t vcagt_type(Vector1_t N, Vector2_t M);
Result_t vcagtq_type(Vector1_t N, Vector2_t M);
```

Related Instruction

VACGT.dt Dd, Dn, Dm
VACGT.dt Qd, Qn, Qm

Input and output vector types

Table D-131 shows the vector types for each type of the VCAGT intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>
Table D-132 shows the vector types for each type of the VCAGTQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

*NEON logical and compare operations on page C-31.*

Assembler Reference:

- *NEON instructions*,

### D.6.9 VCALT

VCALT compares the absolute value of each element in a vector with the absolute value of the corresponding element of a second vector. If it is less than it, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

**Intrinsic**

```
Result_t vcalt_type(Vector1_t N, Vector2_t M);
```

```
Result_t vcaltq_type(Vector1_t N, Vector2_t M);
```

**Related Instruction**

`VACGT.dt Dd, Dn, Dm`

`VACGT.dt Qd, Qn, Qm`

**Input and output vector types**

Table D-133 shows the vector types for each type of the VCALT intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-134 shows the vector types for each type of the VCALTQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

*NEON logical and compare operations on page C-31.*
VTST bitwise logical ANDs each element in a vector with the corresponding element of a second vector. If the result is not zero, the corresponding element in the destination vector is set to all ones. Otherwise, it is set to all zeros.

**Intrinsic**

```c
Result_t vtst_type(Vector1_t N, Vector2_t M);
Result_t vtstq_type(Vector1_t N, Vector2_t M);
```

**Related Instruction**

- `VTST.dt Dd, Dn, Dm`
- `VTST.dt Qd, Qn, Qm`

**Input and output vector types**

Table D-135 shows the vector types for each type of the VTST intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

Table D-136 shows the vector types for each type of the VTSTQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
</tbody>
</table>
VMVN performs a bitwise inversion of each element from the input vector.

**Intrinsic**

\[
\text{Result} \_ t \text{ vmvn} \_ \text{type}(\text{Vector} \_ t \text{ N});
\]

\[
\text{Result} \_ t \text{ vmvnq} \_ \text{type}(\text{Vector} \_ t \text{ N});
\]

**Related Instruction**

VMVN. dt Dd, Dn

VMVN. dt Qd, Qn

**Input and output vector types**

Table D-137 shows the vector types for each type of the VMVN intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>
Table D-138 shows the vector types for each type of the VMVNQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x16_t</td>
</tr>
</tbody>
</table>

See also

NEON logical and compare operations on page C-31.

Assembler Reference:
- NEON instructions,  

D.6.12 VAND

VAND performs a bitwise AND between corresponding elements of the input vectors.

Intrinsic

\[
\text{Result}_t \text{ vand}_t \text{ Vector1}_t N, \text{ Vector2}_t M; \\
\text{Result}_t \text{ vandq}_t \text{ Vector1}_t N, \text{ Vector2}_t M;
\]

Related Instruction

VAND. dt Dd, Dn, Dm
VAND. dt Qd, Qn, Qm

Input and output vector types

Table D-139 shows the vector types for each type of the VAND intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
</tbody>
</table>
Table D-140 shows the vector types for each type of the VANDQ intrinsic.

### Table D-140 vector types for VANDQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

See also

*NEON logical and compare operations* on page C-31.

**Assembler Reference:**

- *NEON instructions*,
  

### D.6.13 VORR

VORR performs a bitwise OR between corresponding elements of the input vectors.

**Intrinsic**

\[
\text{Result}_t \text{ vorr\_type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M}); \\
\text{Result}_t \text{ vorrq\_type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M});
\]

**Related Instruction**

VORR.\text{dt} Dd, Dn, Dm

VORR.\text{dt} Qd, Qn, Qm
Input and output vector types

Table D-141 shows the vector types for each type of the VORR intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

Table D-142 shows the vector types for each type of the VORRQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

See also

NEON logical and compare operations on page C-31.

Assembler Reference:

- NEON instructions,

D.6.14 VEOR

VEOR performs a bitwise exclusive-OR between corresponding elements of the input vectors.

Intrinsic

Result_t veor_type(Vector1_t N, Vector2_t M);
Result_t veorq_type(Vector1_t N, Vector2_t M);

Related Instruction

VEOR.dt Dd, Dn, Dm
VEOR.dt Qd, Qn, Qm

Input and output vector types

Table D-143 shows the vector types for each type of the VEOR intrinsic.

Table D-143 vector types for VEOR intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

Table D-144 shows the vector types for each type of the VEORQ intrinsic.

Table D-144 vector types for VEORQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

See also

NEON logical and compare operations on page C-31.

Assembler Reference:

D.6.15 VBIC

VBIC performs a bitwise clear of elements in the first vector. The bits to clear are bits set in the elements of the second vector.

**Intrinsic**

\[
\text{Result}_\text{t} \ \text{vbic\_type}(\text{Vector1\_t} \ N, \ \text{Vector2\_t} \ M);
\]

\[
\text{Result}_\text{t} \ \text{vbicq\_type}(\text{Vector1\_t} \ N, \ \text{Vector2\_t} \ M);
\]

**Related Instruction**

VBIC, \(d\), \(D\), \(m\)

VBIC, \(Q\), \(q\), \(Q\)

**Input and output vector types**

Table D-145 shows the vector types for each type of the VBIC intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

Table D-146 shows the vector types for each type of the VBICQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>
See also

*NEON logical and compare operations on page C-31.*

Assembler Reference:

- *NEON instructions,*

### D.6.16 VORN

VORN performs a bitwise OR between elements of first vector and one's complement of elements of second vector.

**Intrinsic**

\[
\text{Result}_t \ vorn\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

\[
\text{Result}_t \ vornq\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M);
\]

**Related Instruction**

VORN.dt Dd, Dn, Dm
VORN.dt Qd, Qn, Qm

**Input and output vector types**

Table D-147 shows the vector types for each type of the VORN intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

Table D-148 shows the vector types for each type of the VORNQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
</tbody>
</table>
D.6.17 VBSL

VBSL selects each bit for the destination from the first operand if the corresponding bit of the destination is 1, or from the second operand if the corresponding bit of the destination is 0.

Intrinsic

\[
\text{Result}_t \text{ vbsl\_type}(\text{Vector}_1\_t \text{ N}, \text{Vector}_2\_t \text{ M}, \text{Vector}_3\_t \text{ P});
\]

\[
\text{Result}_t \text{ vbslq\_type}(\text{Vector}_1\_t \text{ N}, \text{Vector}_2\_t \text{ M}, \text{Vector}_3\_t \text{ P});
\]

Related Instruction

VBSL.dt Dd, Dn, Dm
VBSL.dt Qd, Qn, Qm
VBIT.dt Dd, Dn, Dm
VBIT.dt Qd, Qn, Qm
VBIF.dt Dd, Dn, Dm
VBIF.dt Qd, Qn, Qm

Input and output vector types

Table D-149 shows the vector types for each type of the VBSL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>uint8x8_t</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>uint16x4_t</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>uint32x2_t</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>
Table D-150 shows the vector types for each type of the VBSLQ intrinsic.

### Table D-150 vector types for VBSLQ intrinsic

<table>
<thead>
<tr>
<th><code>Result_t</code></th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>uint64x1_t</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>float16x4_t</td>
<td>f16</td>
<td>uint16x4_t</td>
<td>float16x4_t</td>
<td>float16x4_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>uint32x2_t</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>uint8x8_t</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>uint16x4_t</td>
<td>poly16x4_t</td>
<td>poly16x4_t</td>
</tr>
</tbody>
</table>

See also

*NEON logical and compare operations on page C-31.*

**Assembler Reference:**

- *NEON instructions*,
D.7 Shift

These intrinsics shift vectors.

D.7.1 VSHL

VSHL left shifts each element in a vector by an amount specified in the corresponding element in the second input vector. The shift amount is the signed integer value of the least significant byte of the element in the second input vector. The bits shifted out of each element are lost. If the signed integer value is negative, it results in a right shift.

Intrinsic

\[
\text{Result}_t \text{ vshl}_\text{type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M});
\]

\[
\text{Result}_t \text{ vshlq}_\text{type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M});
\]

Related Instruction

VSHL.dt Dd, Dn, Dm

VSHL.dt Qd, Qn, Qm

Input and output vector types

Table D-151 shows the vector types for each type of the VSHL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

Table D-152 shows the vector types for each type of the VSHLQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
</tbody>
</table>
D.7.2 VQSHL

VQSHL left shifts each element in a vector of integers and places the results in the destination vector. It is similar to VSHL. The difference is that the sticky QC flag (FPSCR bit[27]) is set if saturation occurs.

**Intrinsic**

\[
\text{Result}_t \text{ vqshl\_type}(\text{Vector1}_t \, N, \, \text{Vector2}_t \, M); \\
\text{Result}_t \text{ vqshlq\_type}(\text{Vector1}_t \, N, \, \text{Vector2}_t \, M);
\]

**Related Instruction**

VQSHL.dt Dd, Dn, Dm
VQSHL.dt Qd, Qn, Qm

**Input and output vector types**

Table D-153 shows the vector types for each type of the VQSHL intrinsic.

---

### Table D-153 vector types for VQSHL intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

---

**See also**

*NEON shift instructions* on page C-25.
Table D-154 shows the vector types for each type of the VQSHLQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.

Assembler Reference:


D.7.3 VRSHL

VRSHL left shifts each element in a vector of integers and places the results in the destination vector. It is similar to VSHL. The difference is that the shifted value is then rounded.

**Intrinsic**

\[
\text{Result}_t \text{ vrshl}_\text{type}(\text{Vector1}_t N, \text{Vector2}_t M);
\]

\[
\text{Result}_t \text{ vrshlq}_\text{type}(\text{Vector1}_t N, \text{Vector2}_t M);
\]

**Related Instruction**

VRSHL.dt Dd, Dn, Dm
VRSHL.dt Qd, Qn, Qm

**Input and output vector types**

Table D-155 shows the vector types for each type of the VRSHL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
</tbody>
</table>
Table D-156 vector types for VRSHLQ intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

Table D-156 shows the vector types for each type of the VRSHLQ intrinsic.

Table D-156 vector types for VRSHLQ intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

See also

*NEON shift instructions* on page C-25.

**Assembler Reference:**

- *NEON instructions,*

**D.7.4 VQRSHL**

VQRSHL left shifts each element in a vector of integers and places the results in the destination vector. It is similar to VSHL. The difference is that the shifted value is rounded, and the sticky QC flag (FPSCR bit[27]) is set if saturation occurs.

**Intrinsic**

\[
\text{Result}_t \text{ vqrshl\_type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M});
\]

\[
\text{Result}_t \text{ vqrshlq\_type}(\text{Vector1}_t \text{ N}, \text{Vector2}_t \text{ M});
\]

**Related Instruction**

\[
\text{VQRSHL}.dt \text{ Dd, Dn, Dm}
\]

\[
\text{VQRSHL}.dt \text{ Qd, Qn, Qm}
\]
Input and output vector types

Table D-157 shows the vector types for each type of the VQRSHL intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
</tr>
</tbody>
</table>

Table D-158 shows the vector types for each type of the VQRSHLQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

See also

*NEON shift instructions* on page C-25.

Assembler Reference:

- *NEON instructions*,

D.7.5 VSHR_N

VSHR_N right shifts each element in a vector by an immediate value, and places the results in the destination vector.

**Intrinsic**

\[ \text{Result_t vshr\_n\_type(Vector\_t N, int n);} \]
Result_t vshrq_n_type(Vector_t N, int n);

**Related Instruction**

VSHR.dt Dd, Dn, #imm  
VSHR.dt Qd, Qn, #imm

**Input and output vector types**

Table D-159 shows the vector types for each type of the VSHR_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>1-64</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>1-64</td>
</tr>
</tbody>
</table>

Table D-160 shows the vector types for each type of the VSHRQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>1-64</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>1-64</td>
</tr>
</tbody>
</table>

**See also**

*NEON shift instructions* on page C-25.

**Assembler Reference:**

- **NEON instructions**,  
D.7.6 VSHL_N

VSHL_N left shifts each element in a vector by an immediate value, and places the results in the destination vector. The bits shifted out of the left of each element are lost.

**Intrinsic**

\[ \text{Result}_t \text{ vshl}_n\text{ type}(\text{Vector}_t \, N, \text{ int } n); \]

\[ \text{Result}_t \text{ vshlq}_n\text{ type}(\text{Vector}_t \, N, \text{ int } n); \]

**Related Instruction**

VSHL.dt Dd, Dn, #imm

VSHL.dt Qd, Qn, #imm

**Input and output vector types**

Table D-161 shows the vector types for each *type* of the VSHL_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>0-31</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>0-63</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>0-31</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>0-63</td>
</tr>
</tbody>
</table>

Table D-162 shows the vector types for each *type* of the VSHLQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>0-31</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>0-63</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>0-31</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>0-63</td>
</tr>
</tbody>
</table>
See also

*NEON shift instructions* on page C-25.

**Assembler Reference:**

- *NEON instructions*,

**D.7.7 VRSHR_N**

VRSHR_N right shifts each element in a vector by an immediate value, and places the results in the destination vector. The shifted values are rounded.

**Intrinsic**

\[
\text{Result}_t \text{ vrshr}_n\text{-type}(\text{Vector}_t \text{ } N, \text{ int } n);
\]

\[
\text{Result}_t \text{ vrshrq}_n\text{-type}(\text{Vector}_t \text{ } N, \text{ int } n);
\]

**Related Instruction**

VRSHR.dt Dd, Dn, #imm

VRSHR.dt Qd, Qn, #imm

**Input and output vector types**

Table D-163 shows the vector types for each *type* of the VRSHR_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>1-64</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>1-64</td>
</tr>
</tbody>
</table>

Table D-164 shows the vector types for each *type* of the VRSHRQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>
See also

NEON shift instructions on page C-25.

Assembler Reference:


D.7.8 VSRA_N

VSRA_N right shifts each element in a vector by an immediate value, and accumulates the results into the destination vector.

Intrinsic

\[ \text{Result}_t \text{ vsra\_n\_type}(\text{Vector}_1\_t \text{ N}, \text{Vector}_2\_t \text{ M}, \text{int } n); \]

\[ \text{Result}_t \text{ vsraq\_n\_type}(\text{Vector}_1\_t \text{ N}, \text{Vector}_2\_t \text{ M}, \text{int } n); \]

Related Instruction

VSRA.dt Dd, Dn, #imm
VSRA.dt Qd, Qn, #imm

Input and output vector types

Table D-165 shows the vector types for each type of the VSRA_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
<td>1-64</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
<td>1-8</td>
</tr>
</tbody>
</table>
Table D-165 vector types for VSRAQ_N intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
<td>1-64</td>
</tr>
</tbody>
</table>

Table D-166 shows the vector types for each type of the VSRAQ_N intrinsic.

Table D-166 vector types for VSRAQ_N intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
<td>1-64</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
<td>1-64</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.

Assembler Reference:

• NEON instructions,

D.7.9 VRSRA_N

VRSRA_N right shifts each element in a vector by an immediate value, and accumulates the rounded results into the destination vector.

Intrinsic

Result_t vrsra_n_type(Vector1_t N, Vector2_t M, int n);
Result_t vrslaq_n_type(Vector1_t N, Vector2_t M, int n);

Related Instruction

VRSRA.dt Dd, Dn, #imm
VRSRA.dt Qd, Qn, #imm
Input and output vector types

Table D-167 shows the vector types for each type of the VRSRA_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
<td>1-64</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
<td>1-64</td>
</tr>
</tbody>
</table>

Table D-168 shows the vector types for each type of the VRSRAQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
<td>1-64</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
<td>1-64</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.

Assembler Reference:

- NEON instructions,

D.7.10 VQSHL_N

VQSHL_N left shifts each element in a vector of integers by an immediate value, and places the results in the destination vector, and the sticky QC flag (FPSCR bit[27]) is set if saturation occurs.
Intrinsic

\[
\text{Result}_t \text{ vqshl}_n\_\text{type} (\text{Vector}_t \ N, \int n);
\]

\[
\text{Result}_t \text{ vqshlq}_n\_\text{type} (\text{Vector}_t \ N, \int n);
\]

Related Instruction

\[
\text{VQSHL}.\text{dt Dd, Dn, #imm}
\]

\[
\text{VQSHL}.\text{dt Qd, Qn, #imm}
\]

Input and output vector types

Table D-169 shows the vector types for each type of the VQSHL\_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>0-31</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>0-63</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>0-31</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>0-63</td>
</tr>
</tbody>
</table>

Table D-170 shows the vector types for each type of the VQSHLQ\_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>0-31</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>0-63</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>0-31</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>0-63</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.
**Assembler Reference:**

- **NEON instructions**,  

### D.7.11 VQSHLU_N

VQSHLU_N left shifts each element in a vector of integers by an immediate value, places the results in the destination vector, the sticky QC flag (FPSCR bit[27]) is set if saturation occurs, and indicates that the results are unsigned even though the operands are signed.

**Intrinsic**

\[
\text{Result}_t \; \text{vqshlu}_n\text{-type}(\text{Vector}_t \; N, \; \text{int} \; n);
\]

\[
\text{Result}_t \; \text{vqshluq}_n\text{-type}(\text{Vector}_t \; N, \; \text{int} \; n);
\]

**Related Instruction**

VQSHLU.dt Dd, Dn, #imm

VQSHLU.dt Qd, Qn, #imm

**Input and output vector types**

Table D-171 shows the vector types for each type of the VQSHLU_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>0-31</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>0-63</td>
</tr>
</tbody>
</table>

Table D-172 shows the vector types for each type of the VQSHLUQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>0-31</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>0-63</td>
</tr>
</tbody>
</table>

**See also**

*NEON shift instructions* on page C-25.
D.7.12 VSHRN_N

VSHRN_N right shifts each element in the input vector by an immediate value. It then narrows the result by storing only the least significant half of each element into the destination vector.

Intrinsic

\[ \text{Result}_t \text{ vshrn}_n\text{type(Vector}_t \text{ N, int n);} \]

Related Instruction

VSHRN.dt Dd, Qn, #imm

Input and output vector types

Table D-173 shows the vector types for each type of the VSHRN_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.

Assembler Reference:

• NEON instructions,

D.7.13 VQSHRUN_N

VQSHRUN_N right shifts each element in a quadword vector of integers by an immediate value, and places the results in a doubleword vector. The results are unsigned, although the operands are signed. The sticky QC flag (FPSCR bit[27]) is set if saturation occurs.

Intrinsic

\[ \text{Result}_t \text{ vqshrun}_n\text{type(Vector}_t \text{ N, int n);} \]
Related Instruction

VQSHRUN.dt Dd, Qn, #imm

Input and output vector types

Table D-174 shows the vector types for each type of the VQSHRUN_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.

Assembler Reference:

• NEON instructions,

D.7.14 VQRSHRUN_N

VQRSHRUN_N right shifts each element in a quadword vector of integers by an immediate value, and places the rounded results in a doubleword vector. The results are unsigned, although the operands are signed.

Intrinsic

Result_t vqrshrun_n_type(Vector_t N, int n);

Related Instruction

VQRSHRUN.dt Dd, Qn, #imm

Input and output vector types

Table D-175 shows the vector types for each type of the VQRSHRUN_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.
D.7.15 VQSHRN_N

VQSHRN_N right shifts each element in a quadword vector of integers by an immediate value, and places the results in a doubleword vector, and the sticky QC flag (FPSCR bit[27]) is set if saturation occurs.

Intrinsic

\[
\text{Result}_t \text{ vqshrn}_n\_type(\text{Vector}_t N, \text{int } n);
\]

Related Instruction

VQSHRN.dt Dd, Qn, #imm

Input and output vector types

Table D-176 shows the vector types for each type of the VQSHRN_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.

Assembler Reference:

- NEON instructions,

D.7.16 VRSHRN_N

VRSHRN_N right shifts each element in a vector by an immediate value, and places the rounded, narrowed results in the destination vector.

Intrinsic

\[
\text{Result}_t \text{ vrshrn}_n\_type(\text{Vector}_t N, \text{int } n);
\]
Related Instruction

VRSHRN.dt Dd, Qn, #imm

Input and output vector types

Table D-177 shows the vector types for each type of the VRSHRN_N intrinsic.

Table D-177 vector types for VRSHRN_N intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.

Assembler Reference:

- NEON instructions,

D.7.17 VQRSHRN_N

VQRSHRN_N right shifts each element in a quadword vector of integers by an immediate value, and places the rounded, narrowed results in a doubleword vector. The sticky QC flag (FPSCR bit[27]) is set if saturation occurs.

Intrinsic

Result_t vqrshrn_n_type(Vector_t N, int n);

Related Instruction

VQRSHRN.dt Dd, Qn, #imm

Input and output vector types

Table D-178 shows the vector types for each type of the VQRSHRN_N intrinsic.

Table D-178 vector types for VQRSHRN_N intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>
D.7.18 VSHLL_N

VSHLL_N left shifts each element in a vector of integers by an immediate value, and place the results in the destination vector. Bits shifted out of the left of each element are lost and values are sign extended or zero extended.

**Intrinsic**

\[
\text{Result}_t \ vshll\_n\_type(\text{Vector}_t \ N, \ \text{int} \ n);
\]

**Related Instruction**

VSHLL.dt Qd, Dn, #imm

**Input and output vector types**

Table D-178 shows the vector types for each type of the VSHLL_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Vector_t type</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
</tr>
</tbody>
</table>

See also

*NEON shift instructions on page C-25.*
**D.7.19 VSRI_N**

VSRI_N right shifts each element in the second input vector by an immediate value, and inserts the results in the destination vector. It does not affect the highest \( n \) significant bits of the elements in the destination register. Bits shifted out of the right of each element are lost. The first input vector holds the elements of the destination vector before the operation is performed.

**Intrinsic**

\[
\text{Result}_t \ vsri\_n\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M, \ \text{int} \ n);
\]

\[
\text{Result}_t \ vsriq\_n\_type(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M, \ \text{int} \ n);
\]

**Related Instruction**

VSRI.dt Dd, Dn, #imm

VSRI.dt Qd, Qn, #imm

**Input and output vector types**

Table D-180 shows the vector types for each type of the VSRI_N intrinsic.

<table>
<thead>
<tr>
<th>\text{Result}_t</th>
<th>type</th>
<th>\text{Vector1}_t</th>
<th>\text{Vector2}_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
<td>1-64</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
<td>1-64</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
<td>1-8</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>poly16x4_t</td>
<td>1-16</td>
</tr>
</tbody>
</table>
Table D-181 shows the vector types for each type of the VSRIQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
<td>1-16</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
<td>1-64</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
<td>1-16</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
<td>1-64</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x16_t</td>
<td>poly8x16_t</td>
<td>1-8</td>
</tr>
<tr>
<td>poly16x8_t</td>
<td>p16</td>
<td>poly16x8_t</td>
<td>poly16x8_t</td>
<td>1-16</td>
</tr>
</tbody>
</table>

See also

*NEON shift instructions* on page C-25.

**Assembler Reference:**

- *NEON instructions*,

## D.7.20 VSNI_N

VSNI_N left shifts each element in the second input vector by an immediate value, and inserts the results in the destination vector. It does not affect the lowest n significant bits of the elements in the destination register. Bits shifted out of the left of each element are lost. The first input vector holds the elements of the destination vector before the operation is performed.

**Intrinsic**

```c
Result_t vsni_n_type(Vector1_t N, Vector2_t M, int n);
Result_t vsniq_n_type(Vector1_t N, Vector2_t M, int n);
```

**Related Instruction**

- VSLI.dt Dd, Dn, #imm
- VSLI.dt Qd, Qn, #imm
Input and output vector types

Table D-182 shows the vector types for each type of the VSLI_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-31</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
<td>0-63</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>0-31</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
<td>0-63</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>poly16x4_t</td>
<td>0-15</td>
</tr>
</tbody>
</table>

Table D-183 shows the vector types for each type of the VSLIQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
<td>0-31</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
<td>0-63</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
<td>0-31</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
<td>0-63</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x16_t</td>
<td>poly8x16_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x8_t</td>
<td>p16</td>
<td>poly16x8_t</td>
<td>poly16x8_t</td>
<td>0-15</td>
</tr>
</tbody>
</table>

See also

NEON shift instructions on page C-25.

Assembler Reference:

- NEON instructions,
D.8 Floating-point

These intrinsics perform VFP related operations.

D.8.1 VCVT

VCVT converts between single-precision and double-precision numbers.

**Intrinsic**

\[ \text{Result}_t \ vcvt\_type\_f32(\text{Vector}_t \ N); \]
\[ \text{Result}_t \ vcvtq\_type\_f32(\text{Vector}_t \ N); \]

**Related Instruction**

VCVT.dt Dd, Dn
VCVT.dt Qd, Qn

**Input and output vector types**

Table D-184 shows the vector types for each type of the VCVT intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>float32x2_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-185 shows the vector types for each type of the VCVTQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>float32x4_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

**See also**

VFP instructions on page C-67.

**Assembler Reference:**


D.8.2 VCVT_N

VCVT_N converts between single-precision and double-precision numbers.

**Intrinsic**

\[ \text{Result}_t \ vcvt\_n\_type\_f32(\text{Vector}_t \ N, \text{int} \ n); \]
Result_t vcvtq_n_type_f32(Vector_t N, int n);

**Related Instruction**

VCVT.dt Dd, Dn, #imm
VCVT.dt Qd, Qn, #imm

**Input and output vector types**

Table D-186 shows the vector types for each type of the VCVT_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>float32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>float32x2_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>

Table D-187 shows the vector types for each type of the VCVTQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>float32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>float32x4_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>

**See also**

*VFP instructions* on page C-67.

**Assembler Reference:**

- NEON instructions,

**D.8.3 VCVT_F32**

VCVT_F32 converts between single-precision and double-precision numbers.

**Intrinsic**

Result_t vcvt_f32_type(Vector_t N);
Result_t vcvtq_f32_type(Vector_t N);

**Related Instruction**

VCVT.dt Dd, Dn
VCVT.dt Qd, Qn
Input and output vector types

Table D-188 shows the vector types for each type of the VCVT_F32 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>

Table D-189 shows the vector types for each type of the VCVTQ_F32 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
</tbody>
</table>

See also

VFP instructions on page C-67.

Assembler Reference:


D.8.4 VCVT_N_F32

VCVT_N_F32 converts between single-precision and double-precision numbers.

Intrinsic

Result_t vcvtn_f32_type(Vector_t N, int n);
Result_t vcvtnq_f32_type(Vector_t N, int n);

Related Instruction

VCVT.dt Dd, Dn, #imm
VCVT.dt Qd, Qn, #imm

Input and output vector types

Table D-190 shows the vector types for each type of the VCVT_N_F32 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>1-32</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>
Table D-191 shows the vector types for each type of the VCVTQ_N_F32 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>1-32</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>1-32</td>
</tr>
</tbody>
</table>

See also

*VFP instructions on page C-67.*

Assembler Reference:


D.8.5 VCVT_F16_F32

VCVT_F16_F32 converts from single-precision to half-precision floating-point numbers.

Intrinsic

```c
Result_t vcvt_f16_f32(Vector_t N);
```

Related Instruction

VCVT.F16.F32 Dd, Qn

Input and output vector types

Table D-192 shows the vector types for each type of the VCVT_F16_F32 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float16x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

*VFP instructions on page C-67.*

Assembler Reference:


D.8.6 VCVT_F32_F16

VCVT_F32_F16 converts from half-precision to single-precision floating-point numbers.

Intrinsic

```c
Result_t vcvt_f32_f16(Vector_t N);
```
Related Instruction
VCVT.F32.F16 Qd, Dn

Input and output vector types
Table D-193 shows the vector types for each type of the VCVT_F32_F16 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x4_t</td>
<td>float16x4_t</td>
</tr>
</tbody>
</table>

See also
VFP instructions on page C-67.

Assembler Reference:

D.8.7 VFMA

VFMA multiplies corresponding elements in the two operand vectors, and accumulates the results into the elements of the destination vector.

Intrinsic
Result_t vfma_type(Vector1_t N, Vector2_t M, Vector3_t P);
Result_t vfmaq_type(Vector1_t N, Vector2_t M, Vector3_t P);

Related Instruction
VFMA.dt Qd, Dn, Dm
VFMA.dt Qd, Qn, Qm

Input and output vector types
Table D-194 shows the vector types for each type of the VFMA intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-195 shows the vector types for each type of the VFMAQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>
D.8.8 VFMS

VFMS multiplies corresponding elements in the two operand vectors, subtracts the products from the corresponding elements of the destination vector, and places the final results in the destination vector.

**Intrinsic**

\[
\text{Result}_t \text{ vfms\_type}(\text{Vector}_1_t \text{ N, Vector}_2_t \text{ M, Vector}_3_t \text{ P});
\]

\[
\text{Result}_t \text{ vfmsq\_type}(\text{Vector}_1_t \text{ N, Vector}_2_t \text{ M, Vector}_3_t \text{ P});
\]

**Related Instruction**

VFMS.dt Dd, Dn, Dm

VFMS.dt Qd, Qn, Qm

**Input and output vector types**

Table D-196 shows the vector types for each type of the VFMS intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-197 shows the vector types for each type of the VFMSQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

**See also**

*VFP instructions on page C-67.*

**Assembler Reference:**

- NEON instructions,

- NEON instructions,
D.9 Load and store

These intrinsics load or store vectors.

D.9.1 VLD1

VLD1 loads a vector from memory.

Intrinsic

\[ \text{Result}_t \ vld1\_\text{type}(\text{Scalar}_t \times N); \]
\[ \text{Result}_t \ vld1q\_\text{type}(\text{Scalar}_t \times N); \]

Related Instruction

\[ \text{VLD1.} \ dt\ \{Dd\},[Rn] \]
\[ \text{VLD1.} \ dt\ \{Dd, Dd+1\},[Rn] \]

Input and output vector types

Table D-198 shows the vector types for each type of the VLD1 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float16x4_t</td>
<td>f16</td>
<td>float16_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>

Table D-199 shows the vector types for each type of the VLD1Q intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
</tbody>
</table>
VLD1_LANE

VLD1_LANE loads one element of the input vector from memory and returns this in the result vector. Elements of the vector that are not loaded are returned in the result vector unaltered. n is the index of the element to load.

Intrinsic

Result_t vld1_lane_t(Vector_t M, int n);
Result_t vld1q_lane_t(Vector_t M, int n);

Related Instruction

VLD1.dt {Dd[x]},[Rn]

Input and output vector types

Table D-200 shows the vector types for each type of the VLD1_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8_t</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32_t</td>
<td>int32x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64_t</td>
<td>int64x1_t</td>
<td>0-0</td>
</tr>
</tbody>
</table>

See also

NEON load and store instructions on page C-60.

Assembler Reference:

• NEON instructions,
Table D-201 vector types for VLD1Q_LANE intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>float16x4_t</td>
<td>f16</td>
<td>float16_t</td>
<td>float16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32_t</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

Table D-201 shows the vector types for each type of the VLD1Q_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8_t</td>
<td>int8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16_t</td>
<td>int16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32_t</td>
<td>int32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64_t</td>
<td>int64x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>float16x8_t</td>
<td>f16</td>
<td>float16_t</td>
<td>float16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32_t</td>
<td>float32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>poly16x8_t</td>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>

See also

*NEON load and store instructions on page C-60.*

Assembler Reference:

- *NEON instructions,*

D.9.3 VLD1_DUP

VLD1_DUP loads one element in a vector from memory. The loaded element is copied to all other lanes of the vector.
Intrinsic

Result_t vld1_dup_type(Scalar_t* N);
Result_t vld1q_dup_type(Scalar_t* N);

Related Instruction

VLD1.dt {Dd[]},[Rn]
VLD1.dt {Dd[],Dd+1[]},[Rn]

Input and output vector types

Table D-202 shows the vector types for each type of the VLD1_DUP intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float16x4_t</td>
<td>f16</td>
<td>float16_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>

Table D-203 shows the vector types for each type of the VLD1Q_DUP intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
</tbody>
</table>
D.9.4 VLD2

VLD2 loads 2 vectors from memory. It performs a 2-way de-interleave from memory to the vectors.

**Intrinsic**

\[
\text{Result}_t \ vld2\_type(\text{Scalar}_t+ N);
\]

\[
\text{Result}_t \ vld2q\_type(\text{Scalar}_t+ N);
\]

**Related Instruction**

- \( \text{VLD2.} \ dt \{D_d, D_{d+1}\}, [R_n] \)
- \( \text{VLD2.} \ dt \{D_d, D_{d+2}\}, [R_n] \)
- \( \text{VLD1.64} \{D_d, D_{d+1}\}, [R_n] \)

**Input and output vector types**

Table D-204 shows the vector types for each type of the VLD2 intrinsic.

<table>
<thead>
<tr>
<th>( \text{Result}_t )</th>
<th>type</th>
<th>( \text{Scalar}_t )</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x2_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x4x2_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2x2_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x1x2_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x8x2_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x4x2_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x2x2_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
</tbody>
</table>
Table D-204 vector types for VLD2Q intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint64x1x2_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float16x4x2_t</td>
<td>f16</td>
<td>float16_t</td>
</tr>
<tr>
<td>float32x2x2_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x8x2_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x4x2_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>

Table D-205 shows the vector types for each type of the VLD2Q intrinsic.

Table D-205 vector types for VLD2Q intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16x2_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x8x2_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x4x2_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>uint8x16x2_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x8x2_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x4x2_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
<tr>
<td>float16x8x2_t</td>
<td>f16</td>
<td>float16_t</td>
</tr>
<tr>
<td>float32x4x2_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x16x2_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x8x2_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>

See also

NEON load and store instructions on page C-60.

Assembler Reference:


D.9.5 VLD2_LANE

VLD2_LANE loads two elements in a double-vector structure from memory and returns this in the result. The loaded values are from consecutive memory addresses. Elements in the structure that are not loaded are returned in the result unaltered. n is the index of the elements to load.

Intrinsic

```
Result_t vld2_lane_type(Scalar_t* N, Vector_t M, int n);
Result_t vld2q_lane_type(Scalar_t* N, Vector_t M, int n);
```
Related Instruction

\( \text{VLD2}. dt \{Dd[x], Dd+2[x]\},[Rn]\)

\( \text{VLD2}. dt \{Dd[x], Dd+2[x]\},[Rn]\)

Input and output vector types

Table D-206 shows the vector types for each type of the VLD2_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x2_t</td>
<td>s8</td>
<td>int8_t</td>
<td>int8x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4x2_t</td>
<td>s16</td>
<td>int16_t</td>
<td>int16x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2x2_t</td>
<td>s32</td>
<td>int32_t</td>
<td>int32x2x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint8x8x2_t</td>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x4x2_t</td>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x2x2_t</td>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>float16x4x2_t</td>
<td>f16</td>
<td>float16_t</td>
<td>float16x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>float32x2x2_t</td>
<td>f32</td>
<td>float32_t</td>
<td>float32x2x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>poly8x8x2_t</td>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x4x2_t</td>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4x2_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

Table D-207 shows the vector types for each type of the VLD2Q_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8x2_t</td>
<td>s16</td>
<td>int16_t</td>
<td>int16x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int32x4x2_t</td>
<td>s32</td>
<td>int32_t</td>
<td>int32x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint16x8x2_t</td>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint32x4x2_t</td>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>float16x8x2_t</td>
<td>f16</td>
<td>float16_t</td>
<td>float16x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>float32x4x2_t</td>
<td>f32</td>
<td>float32_t</td>
<td>float32x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>poly16x8x2_t</td>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8x2_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>

See also

*NEON load and store instructions* on page C-60.

Assembler Reference:

- *NEON instructions*,
  
D.9.6 VLD2_DUP

VLD2_DUP loads 2 elements from memory and returns a double-vector structure. The first element is copied to all lanes of the first vector. The second element is copied to all lanes of the second vector.

**Intrinsic**

```
Result_t vld2_dup_type(Scalar_t* N);
```

**Related Instruction**

- `VLD2.dt {Dd[], Dd+1[]},[Rn]`
- `VLD2.dt {Dd[], Dd+2[]},[Rn]`
- `VLD1.64 {Dd, Dd+1},[Rn]`

**Input and output vector types**

Table D-208 shows the vector types for each type of the VLD2_DUP intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>int8x8x2_t</code></td>
<td><code>s8</code></td>
<td><code>int8_t</code></td>
</tr>
<tr>
<td><code>int16x4x2_t</code></td>
<td><code>s16</code></td>
<td><code>int16_t</code></td>
</tr>
<tr>
<td><code>int32x2x2_t</code></td>
<td><code>s32</code></td>
<td><code>int32_t</code></td>
</tr>
<tr>
<td><code>int64x1x2_t</code></td>
<td><code>s64</code></td>
<td><code>int64_t</code></td>
</tr>
<tr>
<td><code>uint8x8x2_t</code></td>
<td><code>u8</code></td>
<td><code>uint8_t</code></td>
</tr>
<tr>
<td><code>uint16x4x2_t</code></td>
<td><code>u16</code></td>
<td><code>uint16_t</code></td>
</tr>
<tr>
<td><code>uint32x2x2_t</code></td>
<td><code>u32</code></td>
<td><code>uint32_t</code></td>
</tr>
<tr>
<td><code>uint64x1x2_t</code></td>
<td><code>u64</code></td>
<td><code>uint64_t</code></td>
</tr>
<tr>
<td><code>float16x4x2_t</code></td>
<td><code>f16</code></td>
<td><code>float16_t</code></td>
</tr>
<tr>
<td><code>float32x2x2_t</code></td>
<td><code>f32</code></td>
<td><code>float32_t</code></td>
</tr>
<tr>
<td><code>poly8x8x2_t</code></td>
<td><code>p8</code></td>
<td><code>poly8_t</code></td>
</tr>
<tr>
<td><code>poly16x4x2_t</code></td>
<td><code>p16</code></td>
<td><code>poly16_t</code></td>
</tr>
</tbody>
</table>

**See also**

*NEON load and store instructions* on page C-60.

**Assembler Reference:**

- *NEON instructions*,
D.9.7 VLD3

VLD3 loads 3 vectors from memory. It performs a 3-way de-interleave from memory to the vectors.

**Intrinsic**

\[
\text{Result}_t \text{ vld3\_type}(\text{Scalar}_t* N);
\]
\[
\text{Result}_t \text{ vld3q\_type}(\text{Scalar}_t* N);
\]

**Related Instruction**

VLD3.\(dt\) \{\(Dd, Dd+1, Dd+2\}\},[\(Rn\)]

VLD3.\(dt\) \{\(Dd, Dd+2, Dd+4\}\},[\(Rn\)]

VLD1.64 \{\(Dd, Dd+1, Dd+2\}\},[\(Rn\)]

**Input and output vector types**

Table D-209 shows the vector types for each type of the VLD3 intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x3_t</td>
<td>s8</td>
</tr>
<tr>
<td>int16x4x3_t</td>
<td>s16</td>
</tr>
<tr>
<td>int32x2x3_t</td>
<td>s32</td>
</tr>
<tr>
<td>int64x1x3_t</td>
<td>s64</td>
</tr>
<tr>
<td>uint8x8x3_t</td>
<td>u8</td>
</tr>
<tr>
<td>uint16x4x3_t</td>
<td>u16</td>
</tr>
<tr>
<td>uint32x2x3_t</td>
<td>u32</td>
</tr>
<tr>
<td>uint64x1x3_t</td>
<td>u64</td>
</tr>
<tr>
<td>float16x4x3_t</td>
<td>f16</td>
</tr>
<tr>
<td>float32x2x3_t</td>
<td>f32</td>
</tr>
<tr>
<td>poly8x8x3_t</td>
<td>p8</td>
</tr>
<tr>
<td>poly16x4x3_t</td>
<td>p16</td>
</tr>
</tbody>
</table>

Table D-210 shows the vector types for each type of the VLD3Q intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16x3_t</td>
<td>s8</td>
</tr>
<tr>
<td>int16x8x3_t</td>
<td>s16</td>
</tr>
<tr>
<td>int32x4x3_t</td>
<td>s32</td>
</tr>
<tr>
<td>int64x2x3_t</td>
<td>s64</td>
</tr>
<tr>
<td>poly8x8x3_t</td>
<td>p8</td>
</tr>
<tr>
<td>poly16x4x3_t</td>
<td>p16</td>
</tr>
</tbody>
</table>
D.9.8 VLD3_LANE

VLD3_LANE loads three elements in a triple-vector structure from memory and returns this in the result. The loaded values are from consecutive memory addresses. Elements in the structure that are not loaded are returned in the result unaltered. n is the index of the element to load.

Intrinsic

Result_t vld3_lane_type(Scalar_t* N, Vector_t M, int n);
Result_t vld3q_lane_type(Scalar_t* N, Vector_t M, int n);

Related Instruction

VLD3.dt {Dd[x], Dd+1[x], Dd+2[x]},[Rn]
VLD3.dt {Dd[x], Dd+2[x], Dd+4[x]},[Rn]

Input and output vector types

Table D-211 shows the vector types for each type of the VLD3_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x3_t</td>
<td>s8</td>
<td>int8_t</td>
<td>int8x8x3_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4x3_t</td>
<td>s16</td>
<td>int16_t</td>
<td>int16x4x3_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2x3_t</td>
<td>s32</td>
<td>int32_t</td>
<td>int32x2x3_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint8x8x3_t</td>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8x3_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>
Table D-212 shows the vector types for each type of the VLD3Q_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint16x4x3_t</td>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4x3_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x2x3_t</td>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2x3_t</td>
<td>0-1</td>
</tr>
<tr>
<td>float16x4x3_t</td>
<td>f16</td>
<td>float16_t</td>
<td>float16x4x3_t</td>
<td>0-3</td>
</tr>
<tr>
<td>float32x2x3_t</td>
<td>f32</td>
<td>float32_t</td>
<td>float32x2x3_t</td>
<td>0-1</td>
</tr>
<tr>
<td>poly8x8x3_t</td>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x3_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x3_t</td>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x3_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

VLD3.32 (D0[2], D2[2], D4[2]), [R4]:

Figure D-2 VLD3.32
D.9.9 VLD3_DUP

VLD3_DUP loads 3 elements from memory and returns a triple-vector structure. The first element is copied to all lanes of the first vector. And similarly the second and third elements are copied to the second and third vectors respectively.

Intrinsic

\[
\text{Result}_t \ vld3\_dup\_type(\text{Scalar}_t \ N);
\]

Related Instruction

\[
\begin{align*}
\text{VLD3.} & \ dt \{ Dd[], \ Dd+1[], \ Dd+2[] \}, [Rn] \\
\text{VLD3.} & \ dt \{ Dd[], \ Dd+2[], \ Dd+4[] \}, [Rn] \\
\text{VLD1.64} & \{ Dd, \ Dd+1, \ Dd+2 \}, [Rn]
\end{align*}
\]

Input and output vector types

Table D-213 shows the vector types for each type of the VLD3_DUP intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x3_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x4x3_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2x3_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x1x3_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x8x3_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x4x3_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x2x3_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
<tr>
<td>uint64x1x3_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float16x4x3_t</td>
<td>f16</td>
<td>float16_t</td>
</tr>
<tr>
<td>float32x2x3_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x8x3_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x4x3_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>

See also

NEON load and store instructions on page C-60.
VLD4 loads 4 vectors from memory. It performs a 4-way de-interleave from memory to the vectors.

**Intrinsic**

\[
\text{Result}_t\ vld4\_type(\text{Scalar}_t* N);
\]

\[
\text{Result}_t\ vld4q\_type(\text{Scalar}_t* N);
\]

**Related Instruction**

\[
\text{VLD4}\ dt\ \{Dd, Dd+1, Dd+2, Dd+3\},[Rn]
\]

\[
\text{VLD4}\ dt\ \{Dd, Dd+2, Dd+4, Dd+6\},[Rn]
\]

\[
\text{VLD1.64}\ \{Dd, Dd+1, Dd+2, Dd+3\},[Rn]
\]

**Input and output vector types**

Table D-214 shows the vector types for each type of the VLD4 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x4_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x4x4_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2x4_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x1x4_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x8x4_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x4x4_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x2x4_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
<tr>
<td>uint64x1x4_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float16x4x4_t</td>
<td>f16</td>
<td>float16_t</td>
</tr>
<tr>
<td>float32x2x4_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x8x4_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x4x4_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>
Table D-215 shows the vector types for each type of the VLD4Q intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16x4_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x8x4_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x4x4_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x2x4_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x16x4_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x8x4_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x4x4_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
<tr>
<td>uint64x2x4_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float16x8x4_t</td>
<td>f16</td>
<td>float16_t</td>
</tr>
<tr>
<td>float32x4x4_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x16x4_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x8x4_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>

VLD4.32 \{D0, D1, D2, D3\}, [R4], #0x10

Memory from address in R4, containing 32-bit values
See also

*NEON load and store instructions on page C-60.*

Assembler Reference:

- NEON instructions,

## D.9.11  VLD4_LANE

VLD4_LANE loads four elements in a quad-vector structure from memory and returns this in the result. The loaded values are from consecutive memory addresses. Elements in the structure that are not loaded are returned in the result unaltered. n is the index of the element to load.

**Intrinsic**

```
Result_t vld4_lane_type(Scalar_t* N, Vector_t M, int n);
```

```
Result_t vld4q_lane_type(Scalar_t* N, Vector_t M, int n);
```

**Related Instruction**

- *VLD4.dt* \{Dd[x], Dd+2[x], Dd+4[x], Dd+6[x]},[Rn]
- *VLD4.dt* \{Dd[x], Dd+2[x], Dd+4[x], Dd+6[x]},[Rn]
- *VLD1.64* \{Dd, Dd+2, Dd+4, Dd+6\},[Rn]

**Input and output vector types**

Table D-216 shows the vector types for each type of the VLD4_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x4_t</td>
<td>s8</td>
<td>int8_t</td>
<td>int8x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4x4_t</td>
<td>s16</td>
<td>int16_t</td>
<td>int16x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2x4_t</td>
<td>s32</td>
<td>int32_t</td>
<td>int32x2x4_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint8x8x4_t</td>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x4x4_t</td>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x2x4_t</td>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2x4_t</td>
<td>0-1</td>
</tr>
<tr>
<td>float16x4x4_t</td>
<td>f16</td>
<td>float16_t</td>
<td>float16x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>float32x2x4_t</td>
<td>f32</td>
<td>float32_t</td>
<td>float32x2x4_t</td>
<td>0-1</td>
</tr>
<tr>
<td>poly8x8x4_t</td>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x4x4_t</td>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4x4_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>
Table D-217 shows the vector types for each type of the VLD4Q_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int16x8x4_t</td>
<td>s16</td>
<td>int16_t</td>
<td>int16x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int32x4x4_t</td>
<td>s32</td>
<td>int32_t</td>
<td>int32x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint16x8x4_t</td>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint32x4x4_t</td>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>float16x8x4_t</td>
<td>f16</td>
<td>float16_t</td>
<td>float16x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>float32x4x4_t</td>
<td>f32</td>
<td>float32_t</td>
<td>float32x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>poly16x8x4_t</td>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8x4_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>

See also

*NEON load and store instructions* on page C-60.

Assembler Reference:


### D.9.12 VLD4_DUP

VLD4_DUP loads 4 elements from memory and returns a quad-vector structure. The first element is copied to all lanes of the first vector. And similarly the second, third, and fourth elements are copied to the second, third, and fourth vectors respectively.

**Intrinsic**

\[
\text{Result}_t \ vld4\_dup\_type(\text{Scalar}_t= \text{N});
\]

**Related Instruction**

\[
\text{VLD4.}\ dt \ \{\text{D}d[\], \text{D}d+1[\], \text{D}d+2[\], \text{D}d+3[]\},[\text{Rn}]
\]

\[
\text{VLD4.}\ dt \ \{\text{D}d[\], \text{D}d+2[\], \text{D}d+4[\], \text{D}d+6[]\},[\text{Rn}]
\]

**Input and output vector types**

Table D-218 shows the vector types for each type of the VLD4_DUP intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x4_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x4x4_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2x4_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x1x4_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
</tbody>
</table>
Table D-218 vector types for `VLD4_DUP` intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>uint8x8x4_t</code></td>
<td>u8</td>
<td><code>uint8_t</code></td>
</tr>
<tr>
<td><code>uint16x4x4_t</code></td>
<td>u16</td>
<td><code>uint16_t</code></td>
</tr>
<tr>
<td><code>uint32x2x4_t</code></td>
<td>u32</td>
<td><code>uint32_t</code></td>
</tr>
<tr>
<td><code>uint64x1x4_t</code></td>
<td>u64</td>
<td><code>uint64_t</code></td>
</tr>
<tr>
<td><code>float16x4x4_t</code></td>
<td>f16</td>
<td><code>float16_t</code></td>
</tr>
<tr>
<td><code>float32x2x4_t</code></td>
<td>f32</td>
<td><code>float32_t</code></td>
</tr>
<tr>
<td><code>poly8x8x4_t</code></td>
<td>p8</td>
<td><code>poly8_t</code></td>
</tr>
<tr>
<td><code>poly16x4x4_t</code></td>
<td>p16</td>
<td><code>poly16_t</code></td>
</tr>
</tbody>
</table>

VLD4.32  \{D0[], D1[], D2[], D3[]\}, [R4], #0x10

See also

*NEON load and store instructions* on page C-60.

Assembler Reference:

- **NEON instructions**,  
D.9.13  VST1

VST1 stores a vector into memory.

**Intrinsic**

```c
void vst1_type(Scalar_t* N, Vector_t M);
void vst1q_type(Scalar_t* N, Vector_t M);
```

**Related Instruction**

- `VST1.dt {Dd},[Rn]`
- `VST1.dt {Dd, Dd+1},[Rn]`

**Input and output vector types**

Table D-219 shows the vector types for each `type` of the VST1 intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>s64</td>
<td>int64_t</td>
<td>int64x1_t</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x1_t</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x4_t</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x2_t</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8_t</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4_t</td>
</tr>
</tbody>
</table>

Table D-220 shows the vector types for each `type` of the VST1Q intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>s64</td>
<td>int64_t</td>
<td>int64x2_t</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x16_t</td>
</tr>
</tbody>
</table>
D.9.14 VST1_LANE

VST1_LANE stores one element of the vector into memory. n is the index in the vector to be stored.

Intrinsic

```c
void vst1_lane_type(Scalar_t* N, Vector_t M, int n);
void vst1q_lane_type(Scalar_t* N, Vector_t M, int n);
```

Related Instruction

VST1.dt {Dd[x],[Rn]}

Input and output vector types

Table D-221 shows the vector types for each type of the VST1_LANE intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>s64</td>
<td>int64_t</td>
<td>int64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8_t</td>
<td>0-0</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>

Table D-220 vector types for VST1Q intrinsic (continued)

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x2_t</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x8_t</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x4_t</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x16_t</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8_t</td>
</tr>
</tbody>
</table>

See also

NEON load and store instructions on page C-60.

Assembler Reference:

- NEON instructions,
Table D-221 vector types for VST1_LANE intrinsic (continued)

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

Table D-222 shows the vector types for each type of the VST1Q_LANE intrinsic.

Table D-222 vector types for VST1Q_LANE intrinsic

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>s64</td>
<td>int64_t</td>
<td>int64x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>

See also

*NEON load and store instructions* on page C-60.

Assembler Reference:

- *NEON instructions*,

**D.9.15 VST2**

VST2 stores 2 vectors into memory. It interleaves the 2 vectors into memory.

**Intrinsic**

```c
void vst2_type(Scalar_t* N, Vector_t M);
void vst2q_type(Scalar_t* N, Vector_t M);
```
Related Instruction

VST2.\(dt\) {\(D_d, D_{d+1}\)}{[Rn]}
VST2.\(dt\) {\(D_d, D_{d+2}\)}{[Rn]}
VST1.64 {\(D_d, D_{d+1}\)}{[Rn]}

Input and output vector types

Table D-223 shows the vector types for each \textit{type} of the VST2 intrinsic.

<p>| \textbf{Table D-223 vector types for VST2 intrinsic} |</p>
<table>
<thead>
<tr>
<th>\textbf{type}</th>
<th>\textbf{Scalar}_t</th>
<th>\textbf{Vector}_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x8x2_t</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x4x2_t</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x2x2_t</td>
</tr>
<tr>
<td>s64</td>
<td>int64_t</td>
<td>int64x1x2_t</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8x2_t</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4x2_t</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2x2_t</td>
</tr>
<tr>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x1x2_t</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x4x2_t</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x2x2_t</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x2_t</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4x2_t</td>
</tr>
</tbody>
</table>

Table D-224 shows the vector types for each \textit{type} of the VST2Q intrinsic.

<p>| \textbf{Table D-224 vector types for VST2Q intrinsic} |</p>
<table>
<thead>
<tr>
<th>\textbf{type}</th>
<th>\textbf{Scalar}_t</th>
<th>\textbf{Vector}_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x16x2_t</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x8x2_t</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x4x2_t</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x16x2_t</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8x2_t</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4x2_t</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x8x2_t</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x4x2_t</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x2_t</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8x2_t</td>
</tr>
</tbody>
</table>
D.9.16 VST2_LANE

VST2_LANE stores a lane of two elements from a double-vector structure into memory. The elements to be stored are from the same lane in the vectors and their index is n.

**Intrinsic**

```c
void vst2_lane_type(Scalar_t* N, Vector_t M, int n);
void vst2q_lane_type(Scalar_t* N, Vector_t M, int n);
```

**Related Instruction**

VST2.dt {Dd[x], Dd+1[x]},{Rn}

VST2.dt {Dd[x], Dd+2[x]},{Rn}

**Input and output vector types**

Table D-225 shows the vector types for each type of the VST2_LANE intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x2x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x2x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4x2_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>
Table D-226 shows the vector types for each type of the VST2Q_LANE intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x8x2_t</td>
<td>0-7</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x4x2_t</td>
<td>0-3</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8x2_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>

See also

NEON load and store instructions on page C-60.

Assembler Reference:

- NEON instructions,

D.9.17 VST3

VST3 stores 3 vectors into memory. It interleaves the 3 vectors into memory.

Intrinsic

$void$ vst3\_type(Scalar\_t N, Vector\_t M);

$void$ vst3q\_type(Scalar\_t N, Vector\_t M);

Related Instruction

VST3.\(dt\) \{Dd, Dd+1, Dd+2\},[Rn]

VST3.\(dt\) \{Dd, Dd+2, Dd+4\},[Rn]

VST1.64 \{Dd, Dd+1, Dd+2\},[Rn]

Input and output vector types

Table D-227 shows the vector types for each type of the VST3 intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x8x3_t</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x4x3_t</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x2x3_t</td>
</tr>
<tr>
<td>s64</td>
<td>int64_t</td>
<td>int64x1x3_t</td>
</tr>
</tbody>
</table>
Table D-228 shows the vector types for each type of the VST3Q intrinsic.

Table D-228 vector types for VST3Q intrinsic (continued)

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8x3_t</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4x3_t</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2x3_t</td>
</tr>
<tr>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x1x3_t</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x4x3_t</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x2x3_t</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x3_t</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4x3_t</td>
</tr>
</tbody>
</table>

Table D-228 shows the vector types for each type of the VST3Q intrinsic.

Table D-228 vector types for VST3Q intrinsic

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x16x3_t</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x8x3_t</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x4x3_t</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x16x3_t</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8x3_t</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4x3_t</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x8x3_t</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x4x3_t</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x16x3_t</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8x3_t</td>
</tr>
</tbody>
</table>

See also

NEON load and store instructions on page C-60.

Assembler Reference:


D.9.18 VST3_LANE

VST3_LANE stores a lane of three elements from a triple-vector structure into memory. The elements to be stored are from the same lane in the vectors and their index is n.

Intrinsic

```c
void vst3_lane_type(Scalar_t* N, Vector_t M, int n);
```
void vst3q_lane_type(Scalar_t N, Vector_t M, int n);

Related Instruction
VST3.dt {Dd[x], Dd+2[x], Dd+4[x]},[Rn]
VST3.dt {Dd[x], Dd+2[x], Dd+4[x]},[Rn]

Input and output vector types
Table D-229 shows the vector types for each type of the VST3_LANE intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x8x3_t</td>
<td>0-7</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x4x3_t</td>
<td>0-3</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x2x3_t</td>
<td>0-1</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8x3_t</td>
<td>0-7</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4x3_t</td>
<td>0-3</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2x3_t</td>
<td>0-1</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x4x3_t</td>
<td>0-3</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x2x3_t</td>
<td>0-1</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x3_t</td>
<td>0-7</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4x3_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

Table D-230 shows the vector types for each type of the VST3Q_LANE intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x8x3_t</td>
<td>0-7</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x4x3_t</td>
<td>0-3</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8x3_t</td>
<td>0-7</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4x3_t</td>
<td>0-3</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x8x3_t</td>
<td>0-7</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x4x3_t</td>
<td>0-3</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8x3_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>

See also
NEON load and store instructions on page C-60.
D.9.19 VST4

VST4 stores 4 vectors into memory. It interleaves the 4 vectors into memory.

**Intrinsic**

```c
void vst4_type(Scalar_t* N, Vector_t M);
void vst4q_type(Scalar_t* N, Vector_t M);
```

**Related Instruction**

- VST4. dt {Dd, Dd+1, Dd+2, Dd+3},[Rn]
- VST4. dt {Dd, Dd+2, Dd+4, Dd+6},[Rn]
- VST1.64 {Dd, Dd+1, Dd+2, Dd+3},[Rn]

**Input and output vector types**

Table D-231 shows the vector types for each type of the VST4 intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x8x4_t</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x4x4_t</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x2x4_t</td>
</tr>
<tr>
<td>s64</td>
<td>int64_t</td>
<td>int64x1x4_t</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8x4_t</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4x4_t</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2x4_t</td>
</tr>
<tr>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x1x4_t</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x4x4_t</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x2x4_t</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x4_t</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4x4_t</td>
</tr>
</tbody>
</table>
Table D-232 shows the vector types for each type of the VST4Q intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x16x4_t</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x8x4_t</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x4x4_t</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x16x4_t</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8x4_t</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4x4_t</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x8x4_t</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x4x4_t</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x16x4_t</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8x4_t</td>
</tr>
</tbody>
</table>

See also

NEON load and store instructions on page C-60.

Assembler Reference:

• NEON instructions,

D.9.20 VST4_LANE

VST4_LANE stores a lane of four elements from a quad-vector structure into memory. The elements to be stored are from the same lane in the vectors and their index is n.

Intrinsic

```c
void vst4_lane_type(Scalar_t N, Vector_t M, int n);
void vst4q_lane_type(Scalar_t N, Vector_t M, int n);
```

Related Instruction

VST4.dt {Dd[x], Dd+1[x], Dd+2[x], Dd+3[x]},{Rn}
VST4.dt {Dd[x], Dd+2[x], Dd+4[x], Dd+6[x]},{Rn}
Input and output vector types

Table D-233 shows the vector types for each type of the VST4_LANE intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>s8</td>
<td>int8_t</td>
<td>int8x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x2x4_t</td>
<td>0-1</td>
</tr>
<tr>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2x4_t</td>
<td>0-1</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x2x4_t</td>
<td>0-1</td>
</tr>
<tr>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4x4_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

Table D-234 shows the vector types for each type of the VST4Q_LANE intrinsic.

<table>
<thead>
<tr>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>s16</td>
<td>int16_t</td>
<td>int16x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>s32</td>
<td>int32_t</td>
<td>int32x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>f16</td>
<td>float16_t</td>
<td>float16x8x4_t</td>
<td>0-7</td>
</tr>
<tr>
<td>f32</td>
<td>float32_t</td>
<td>float32x4x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8x4_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>

See also

NEON load and store instructions on page C-60.

Assembler Reference:

- NEON instructions,

D.9.21 VGET_LANE

VGET_LANE returns the value from the specified lane of a vector.
Intrinsic

\[ \text{Result}_t \ vget\_lane\_type(\text{Vector}_t \ N, \ \text{int} \ n) \];

\[ \text{Result}_t \ vget\_q\_lane\_type(\text{Vector}_t \ N, \ \text{int} \ n) \];

Related Instruction

```
VMOV.dt Rd, Dn[x]
VMOV.dt Rd, Rd+1, Dn
```

Input and output vector types

Table D-235 shows the vector types for each type of the VGET_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>int64_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>uint8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>0-0</td>
</tr>
<tr>
<td>uint16_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint64_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>float32_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>poly8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

Table D-236 shows the vector types for each type of the VGETQ_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int16_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int32_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint8_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint16_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint32_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint64_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>0-1</td>
</tr>
</tbody>
</table>
D.9.22 VSET_LANE

VSET_LANE sets the value of the specified lane of a vector. It returns the vector with the new value.

**Intrinsic**

\[
\text{Result}_t \ vset\_lane\_type(\text{Scalar}_t \ N, \ \text{Vector}_t \ M, \ \text{int} \ n); \\
\text{Result}_t \ vsetq\_lane\_type(\text{Scalar}_t \ N, \ \text{Vector}_t \ M, \ \text{int} \ n);
\]

**Related Instruction**

VMOV.dt Dd[x], Rn

VMOV.dt Dd, Rn, Rn+1

**Input and output vector types**

Table D-237 shows the vector types for each type of the VSET_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8_t</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64_t</td>
<td>int64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x1_t</td>
<td>0-0</td>
</tr>
</tbody>
</table>
Table D-238 vector types for VSET_LANE intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32_t</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x4_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

Table D-238 shows the vector types for each type of the VSETQ_LANE intrinsic.

Table D-238 vector types for VSETQ_LANE intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8_t</td>
<td>int8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16_t</td>
<td>int16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32_t</td>
<td>int32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64_t</td>
<td>int64x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8_t</td>
<td>uint8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16_t</td>
<td>uint16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32_t</td>
<td>uint32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64_t</td>
<td>uint64x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32_t</td>
<td>float32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8_t</td>
<td>poly8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>poly16x8_t</td>
<td>p16</td>
<td>poly16_t</td>
<td>poly16x8_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>

See also

NEON load and store instructions on page C-60.

Assembler Reference:

- NEON instructions,
D.10 Permutation

These intrinsics load or store vectors.

D.10.1 VEXT

VEXT extracts n elements from the lower end of the second operand vector and the remaining elements from the higher end of the first, and combines them to form the result vector. The elements from the second operand are placed in the most significant part of the result vector. The elements from the first operand are placed in the least significant part of the result vector. This intrinsic cycles the elements through the lanes if the two input vectors are the same.

Intrinsic

\[ \text{Result}_t \ vext\_\text{type}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M, \ \text{int} \ n); \]

\[ \text{Result}_t \ vextq\_\text{type}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M, \ \text{int} \ n); \]

Related Instruction

VEXT.d\text{d}, \ Dn, \ Dm

VEXT.q\text{d}, \ Qn, \ Qm

Input and output vector types

Table D-239 shows the vector types for each type of the VEXT intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>int64x1_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
<td>0-0</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>uint64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>poly16x4_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>
Table D-240 shows the vector types for each type of the VEXTQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x2_t</td>
<td>int64x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x2_t</td>
<td>uint64x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x16_t</td>
<td>poly8x16_t</td>
<td>0-15</td>
</tr>
<tr>
<td>poly16x8_t</td>
<td>p16</td>
<td>poly16x8_t</td>
<td>poly16x8_t</td>
<td>0-7</td>
</tr>
</tbody>
</table>

See also

*NEON general data processing instructions* on page C-14.
VTBL1 uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range return 0. The table is in Vector1 and uses one D register.

**Intrinsic**

\[
\text{Result}_t \ vtbl1\_type(\text{Vector1}_t N, \text{Vector2}_t M);
\]

**Related Instruction**

VTBL.\text{dt} Dd, \{Dn\}, Dm

**Input and output vector types**

Table D-241 shows the vector types for each type of the VTBL1 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

**See also**

*NEON general data processing instructions* on page C-14.

D.10.3 VTBL2

VTBL2 uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range return 0. The table is in Vector1 and uses two D registers.

**Intrinsic**

\[
\text{Result}_t \ vtbl2\_type(\text{Vector1}_t N, \text{Vector2}_t M);
\]

**Related Instruction**

VTBL.\text{dt} Dd, \{Dn,Dn+1\}, Dm
Input and output vector types

Table D-242 shows the vector types for each type of the VTBL2 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8x2_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8x2_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8x2_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

• NEON instructions,

D.10.4 VTBL3

VTBL3 uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range return 0. The table is in Vector1 and uses three D registers.

Intrinsic

Result_t vtbl3_type(Vector1_t N, Vector2_t M);

Related Instruction

VTBL.dt Dd, {Dn,Dn+1, Dn+2}, Dm

Input and output vector types

Table D-243 shows the vector types for each type of the VTBL3 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8x3_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8x3_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8x3_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

• NEON instructions,
D.10.5 VTBL4

VTBL4 uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range return 0. The table is in Vector1 and uses four D registers.

**Intrinsic**

\[ \text{Result}_t \text{ vtbl4}_t \text{type}(\text{Vector1}_t \text{ N, Vector2}_t \text{ M}); \]

**Related Instruction**

VTBL. dt \[ Dd, \{Dn,Dn+1, Dn+2, Dn+3\}, Dm \]

**Input and output vector types**

Table D-244 shows the vector types for each type of the VTBL4 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8x4_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8x4_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8x4_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

**See also**

*NEON general data processing instructions on page C-14.*

**Assembler Reference:**

- *NEON instructions*,

D.10.6 VTBX1

VTBX1 uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range leave the destination element unchanged. The table is in Vector2 and uses one D register. Vector1 contains the elements of the destination vector.

**Intrinsic**

\[ \text{Result}_t \text{ vtbx1}_t \text{type}(\text{Vector1}_t \text{ N, Vector2}_t \text{ M, Vector3}_t \text{ P}); \]

**Related Instruction**

VTBX. dt \[ Dd, \{Dn\}, Dm \]
Input and output vector types

Table D-245 shows the vector types for each type of the VTBX1 intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>type</th>
<th>Vector1_t type</th>
<th>Vector2_t type</th>
<th>Vector3_t type</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:


D.10.7 VTBX2

VTBX2 uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range leave the destination element unchanged. The table is in Vector2 and uses two D registers. Vector1 contains the elements of the destination vector.

Intrinsic

Result_t vtbx2_type(Vector1_t N, Vector2_t M, Vector3_t P);

Related Instruction

VTBX.dt Dd, {Dn, Dn+1}, Dm

Input and output vector types

Table D-246 shows the vector types for each type of the VTBX2 intrinsic.

<table>
<thead>
<tr>
<th>Result_t type</th>
<th>type</th>
<th>Vector1_t type</th>
<th>Vector2_t type</th>
<th>Vector3_t type</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8x2_t</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8x2_t</td>
<td>uint8x8x2_t</td>
<td>uint8x8x2_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8x2_t</td>
<td>poly8x8x2_t</td>
<td>poly8x8x2_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

D.10.8 VTBX3

VTBX3 uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range leave the destination element unchanged. The table is in Vector2 and uses three D registers. Vector1 contains the elements of the destination vector.

Intrinsic

\[
\text{Result}\_t \ vtbx3\_type(Vector1\_t N, \ Vector2\_t M, \ Vector3\_t P);
\]

Related Instruction

\[\text{VTBX.} dt \ D_{d}, \{D_{n}, \ D_{n+1}, \ D_{n+2}\}, \ D_{m}\]

Input and output vector types

Table D-247 shows the vector types for each type of the VTBX3 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8x3_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8x3_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8x3_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.10.9 VTBX4

VTBX4 uses byte indexes in a control vector to look up byte values in a table and generate a new vector. Indexes out of range leave the destination element unchanged. The table is in Vector2 and uses four D registers. Vector1 contains the elements of the destination vector.

Intrinsic

\[
\text{Result}\_t \ vtbx4\_type(Vector1\_t N, \ Vector2\_t M, \ Vector3\_t P);
\]

Related Instruction

\[\text{VTBX.} dt \ D_{d}, \{D_{n}, \ D_{n+1}, \ D_{n+2}, \ D_{n+3}\}, \ D_{m}\]
Input and output vector types

Table D-248 shows the vector types for each type of the VTX4 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
<th>Vector3_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8x4_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8x4_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8x4_t</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.10.10 VREV64

VREV64 reverses the order of 8-bit, 16-bit, or 32-bit elements within each doubleword of the vector, and places the result in the corresponding destination vector.

Intrinsic

\[
\text{Result}_t \text{ vrev64\_type(Vector}_t \text{ N);} \\
\text{Result}_t \text{ vrev64q\_type(Vector}_t \text{ N);} \\
\]

Related Instruction

VREV64.dt Dd, Dn
VREV64.dt Qd, Qn

Input and output vector types

Table D-249 shows the vector types for each type of the VREV64 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
</tr>
</tbody>
</table>
Table D-250 vector types for VREV64Q intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16x4_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-250 shows the vector types for each type of the VREV64Q intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x16_t</td>
</tr>
<tr>
<td>poly16x8_t</td>
<td>p16</td>
<td>poly16x8_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.10.11 VREV32

VREV32 reverses the order of 8-bit or 16-bit elements within each word of the vector, and places the result in the corresponding destination vector.

Intrinsic

```c
Result_t vrev32_type(Vector_t N);
Result_t vrev32q_type(Vector_t N);
```

Related Instruction

VREV32.dt Dd, Dn
VREV32.dt Qd, Qn
Input and output vector types

Table D-251 shows the vector types for each type of the VREV32 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

Table D-252 shows the vector types for each type of the VREV32Q intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x16_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.10.12 VREV16

VREV16 reverses the order of 8-bit elements within each halfword of the vector, and places the result in the corresponding destination vector.

Intrinsic

```c
Result_t_t vrev16_type(Vector_t N);
Result_t_t vrev16q_type(Vector_t N);
```

Related Instruction

VREV16.dt Dd, Dn
VREV16.dt Qd, Qn
Input and output vector types

Table D-253 shows the vector types for each type of the VREV16 intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
</tr>
</tbody>
</table>

Table D-254 shows the vector types for each type of the VREV16Q intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x16_t</td>
</tr>
</tbody>
</table>

See also

*NEON general data processing instructions* on page C-14.

Assembler Reference:

- NEON instructions,

D.10.13 VTRN

VTRN treats the elements of its input vectors as elements of 2 x 2 matrices, and transposes the matrices. Essentially, it exchanges the elements with odd indices from Vector1 with the elements with even indices from Vector2.

**Intrinsic**

```c
Result_t vtrn(type(Vector1_t N, Vector2_t M);
Result_t vtrnq_type(Vector1_t N, Vector2_t M);
```

**Related Instruction**

VTRN. dt Dd, Dn, Dm
VTRN. dt Qd, Qn, Qm
Input and output vector types

Table D-255 shows the vector types for each type of the VTRN intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x2_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4x2_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8x2_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4x2_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>poly8x8x2_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
<tr>
<td>poly16x4x2_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>poly16x4_t</td>
</tr>
<tr>
<td>float32x2x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-256 shows the vector types for each type of the VTRNQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16x2_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8x2_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4x2_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16x2_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8x2_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4x2_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>poly8x16x2_t</td>
<td>p8</td>
<td>poly8x16_t</td>
<td>poly8x16_t</td>
</tr>
<tr>
<td>poly16x8x2_t</td>
<td>p16</td>
<td>poly16x8_t</td>
<td>poly16x8_t</td>
</tr>
<tr>
<td>float32x4x2_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:


D.10.14 VZIP

VZIP interleaves the elements of two vectors.
Intrinsic

\[ \text{Result}_t \ vzip\_\text{type}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M); \]
\[ \text{Result}_t \ vzipq\_\text{type}(\text{Vector1}_t \ N, \ \text{Vector2}_t \ M); \]

Related Instruction

VZIP.dt Dd, Dn, Dm
VZIP.dt Qd, Qn, Qm

Input and output vector types

Table D-257 shows the vector types for each type of the VZIP intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x2_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4x2_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8x2_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4x2_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>poly8x8x2_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
<tr>
<td>poly16x4x2_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>poly16x4_t</td>
</tr>
<tr>
<td>float32x2x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-258 shows the vector types for each type of the VZIPQ intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16x2_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8x2_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4x2_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
<tr>
<td>uint8x16x2_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8x2_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4x2_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>poly8x16x2_t</td>
<td>p8</td>
<td>poly8x16_t</td>
<td>poly8x16_t</td>
</tr>
<tr>
<td>poly16x8x2_t</td>
<td>p16</td>
<td>poly16x8_t</td>
<td>poly16x8_t</td>
</tr>
<tr>
<td>float32x4x2_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>
See also

*NEON general data processing instructions on page C-14.*

**Assembler Reference:**


### D.10.15 VUZP

VUZP de-interleaves the elements of two vectors.

**Intrinsic**

\[
\text{Result}_t \text{ vuzp}_\text{type}(\text{Vector}_1 \text{ t } N, \text{Vector}_2 \text{ t } M);
\]

\[
\text{Result}_t \text{ vuzpq}_\text{type}(\text{Vector}_1 \text{ t } N, \text{Vector}_2 \text{ t } M);
\]

**Related Instruction**

VUZP.dt Dd, Dn, Dm
VUZP.dt Qd, Qn, Qm

**Input and output vector types**

Table D-259 shows the vector types for each type of the VUZP intrinsic.

**Table D-259 vector types for VUZP intrinsic**

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8x2_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>int8x8_t</td>
</tr>
<tr>
<td>int16x4x2_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>int16x4_t</td>
</tr>
<tr>
<td>int32x2x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>int32x2_t</td>
</tr>
<tr>
<td>uint8x8x2_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>uint8x8_t</td>
</tr>
<tr>
<td>uint16x4x2_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>uint16x4_t</td>
</tr>
<tr>
<td>uint32x2x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>uint32x2_t</td>
</tr>
<tr>
<td>poly8x8x2_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>poly8x8_t</td>
</tr>
<tr>
<td>poly16x4x2_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>poly16x4_t</td>
</tr>
<tr>
<td>float32x2x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>float32x2_t</td>
</tr>
</tbody>
</table>

Table D-260 shows the vector types for each type of the VUZPQ intrinsic.

**Table D-260 vector types for VUZPQ intrinsic**

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16x2_t</td>
<td>s8</td>
<td>int8x16_t</td>
<td>int8x16_t</td>
</tr>
<tr>
<td>int16x8x2_t</td>
<td>s16</td>
<td>int16x8_t</td>
<td>int16x8_t</td>
</tr>
<tr>
<td>int32x4x2_t</td>
<td>s32</td>
<td>int32x4_t</td>
<td>int32x4_t</td>
</tr>
</tbody>
</table>
See also

*NEON general data processing instructions on page C-14.*

**Assembler Reference:**

- *NEON instructions,*

### Table D-260 vector types for VUZPQ intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector1_t</th>
<th>Vector2_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint8x16x2_t</td>
<td>u8</td>
<td>uint8x16_t</td>
<td>uint8x16_t</td>
</tr>
<tr>
<td>uint16x8x2_t</td>
<td>u16</td>
<td>uint16x8_t</td>
<td>uint16x8_t</td>
</tr>
<tr>
<td>uint32x4x2_t</td>
<td>u32</td>
<td>uint32x4_t</td>
<td>uint32x4_t</td>
</tr>
<tr>
<td>poly8x16x2_t</td>
<td>p8</td>
<td>poly8x16_t</td>
<td>poly8x16_t</td>
</tr>
<tr>
<td>poly16x8x2_t</td>
<td>p16</td>
<td>poly16x8_t</td>
<td>poly16x8_t</td>
</tr>
<tr>
<td>float32x4x2_t</td>
<td>f32</td>
<td>float32x4_t</td>
<td>float32x4_t</td>
</tr>
</tbody>
</table>
D.11 Miscellaneous

These intrinsics perform various other operations on vectors.

D.11.1 VCREATE

VCREATE creates a vector from a 64-bit pattern.

Intrinsic

\[
\text{Result}_t \ vcreate\_type(\text{Scalar}_t \ N);
\]

Related Instruction

VMOV.dt Dd, Rn, Rm

Input and output vector types

Table D-261 shows the vector types for each type of the VCREATE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>uint64_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>uint64_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>uint64_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint64_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint64_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint64_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float16x4_t</td>
<td>f16</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>uint64_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>uint64_t</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>uint64_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.11.2 VDUP_N

VDUP_N duplicates a scalar into every element of the destination vector.
Intrinsic

Result_t vdup_n_type(Scalar_t N);
Result_t vdupq_n_type(Scalar_t N);

Related Instruction

VDUP.dt Dd, Rn
VDUP.dt Qd, Rn
VMOV Dd, Rn, Rm
VMOV.dt Dd, #imm
VMOV.dt Qd, #imm

Input and output vector types

Table D-262 shows the vector types for each type of the VDUP_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>

Table D-263 shows the vector types for each type of the VDUPQ_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
</tbody>
</table>
See also

NEON general data processing instructions on page C-14.

Assembler Reference:

• NEON instructions,

D.11.3 VMOV_N

VMOV_N duplicates a scalar into every element of the destination vector.

Intrinsic

\[
\text{Result}_t \text{ vmov}_n\_\text{type}(\text{Scalar}_t \ N);
\]

\[
\text{Result}_t \text{ vmovq}_n\_\text{type}(\text{Scalar}_t \ N);
\]

Related Instruction

VDUP.dt Dd, Rn
VDUP.dt Qd, Rn
VMOV Dd, Rn, Rm

Input and output vector types

Table D-264 shows the vector types for each type of the VMOV_N intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
</tbody>
</table>
Table D-264 vector types for VMOVQ_N intrinsic (continued)

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>

Table D-265 shows the vector types for each type of the VMOVQ_N intrinsic.

Table D-265 vector types for VMOVQ_N intrinsic

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Scalar_t</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8_t</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16_t</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32_t</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64_t</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8_t</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16_t</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32_t</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64_t</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32_t</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8_t</td>
</tr>
<tr>
<td>poly16x8_t</td>
<td>p16</td>
<td>poly16_t</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.

Assembler Reference:

- NEON instructions,

D.11.4 VDUP_LANE

VDUP_LANE duplicates a scalar into every element of the destination vector.

Intrinsic

Result_t vdup_lane_type(Vector_t N, int n);
Result_t vdupq_lane_type(Vector_t N, int n);

Related Instruction

VDUP.dt Dd, Dn[x]
VDUP.dt Qd, Dn[x]
VMOV Dd, Dn

Input and output vector types

Table D-266 shows the vector types for each type of the VDUP_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x8_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x4_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x2_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>int64x1_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>uint8x8_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x4_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x2_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint64x1_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>float32x2_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>poly8x8_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

Table D-267 shows the vector types for each type of the VDUPQ_LANE intrinsic.

<table>
<thead>
<tr>
<th>Result_t</th>
<th>type</th>
<th>Vector_t</th>
<th>int range</th>
</tr>
</thead>
<tbody>
<tr>
<td>int8x16_t</td>
<td>s8</td>
<td>int8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>int16x8_t</td>
<td>s16</td>
<td>int16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>int32x4_t</td>
<td>s32</td>
<td>int32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>int64x2_t</td>
<td>s64</td>
<td>int64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>uint8x16_t</td>
<td>u8</td>
<td>uint8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>uint16x8_t</td>
<td>u16</td>
<td>uint16x4_t</td>
<td>0-3</td>
</tr>
<tr>
<td>uint32x4_t</td>
<td>u32</td>
<td>uint32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>uint64x2_t</td>
<td>u64</td>
<td>uint64x1_t</td>
<td>0-0</td>
</tr>
<tr>
<td>float32x4_t</td>
<td>f32</td>
<td>float32x2_t</td>
<td>0-1</td>
</tr>
<tr>
<td>poly8x16_t</td>
<td>p8</td>
<td>poly8x8_t</td>
<td>0-7</td>
</tr>
<tr>
<td>poly16x4_t</td>
<td>p16</td>
<td>poly16x4_t</td>
<td>0-3</td>
</tr>
</tbody>
</table>

See also

NEON general data processing instructions on page C-14.
Assembler Reference:

- NEON instructions,